



Timing Analysis

Exercise 1: Label the specifications A through C as requirements or guaranteed responses.



	measured to	
A	input2	requirement
B	output 1	guaranteed response
C	output 2	guaranteed response

Exercise 2: Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?



$$t_{SU} = T_{clock} - t_{CO} - t_{PD}$$

$\left. \begin{array}{l} \leftarrow \text{decreases } t_{SU} \\ \leftarrow \text{decreases } t_{SU} \end{array} \right\} \text{avail.}$
 $\leftarrow \text{increases } t_{SU}$

Exercise 3: For a particular circuit f_{clock} is 50 MHz, t_{CO} is 2 ns (maximum), the worst-case (maximum) t_{PD} in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what is the maximum clock frequency at which it will?

$$f_{\text{clock}} = 50 \text{ MHz} \quad T_{\text{clock}} = \frac{1}{f_{\text{clock}}} = \frac{1}{50 \times 10^6} = 20 \text{ ns}$$

$$t_{\text{PD}} = 15 \text{ ns}$$

$$t_{\text{CO}} = 2 \quad t_{\text{su(available)}} = T_{\text{clock}} - t_{\text{PD}} - t_{\text{CO}} \\ = 20 - 15 - 2 = 3 \text{ ns}$$

$$\text{slack} = t_{\text{su(available)}} - t_{\text{su(required)}} = 3 - 5 = \underline{\underline{-2 \text{ ns}}}$$

No, will not work reliably.

$$\text{need } t_{\text{su(available)}} = 5 \text{ ns.}$$

$$\rightarrow 5 = T_{\text{clock}} - 15 - 2$$

$$T_{\text{clock}} = 5 + 15 + 2 = 22 \text{ ns.}$$


$$f_{\text{clock}} = \frac{1}{T_{\text{clock}}} = 45 \text{ MHz}$$

\times_{CO}

Exercise 4: What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps hold times and adder logic that has a 250 ps propagation delay?

$$t_{SU} = \underline{\underline{T_{clock}}} - t_{PD} - t_{CO}$$

$$200 = T_{clock} - 250 - 50$$



$$T_{clock} = 200 + 250 + 50 = 500 \text{ ps}$$

$$f_{clock} = 2 \text{ GHz}$$

Exercise 5: Which of the above would increase design time? Which would increase the unit costs? Which would lower quality?

more time \leftrightarrow change the design (e.g. pipelining).

move money (cost) \rightarrow faster chip

lowe quality \rightarrow reduce clock rate