
Programmable Logic Applications and Architectures

Exercise 1: What improvement in number of transistors per unit area would be achieved by reducing the transistor dimensions from 7 nm to 5 nm? Approximately how many 5x5 mm die fit on a 300 mm wafer? How many 200x200 nm gates fit on the die?



Exercise 2: Would you use hardware or software to implement: A calculator? A controller for kitchen appliance? An Ethernet interface? To do Bitcoin "mining"?

calculator 100?
$$\approx 0.1s$$
 10° @ 10 M2 $\ll 1$ appliance 106? $\simeq 1s$ 107 10 M2 $\ll 1$ Ethernet @ 16b/s 10? $= 1 \times 10^{-9} \text{ s}$ 10⁻¹ @ 100 MHz $\gg 1$ Bitcoin

Exercise 3: Would you use a PLD or ASIC for: A project that had to be completed within a month? That would be expected to sell 100 million units? Whose complete requirements aren't known? A state-of-the-art general-purpose CPU?

- TTM & I month >> PLD

- 100 × 106 units >> ASIC

- need to opgrade >> PLD

- high perfumonce -> ASIC