


## Programmable Logic Applications and Architectures


**Exercise 1:** What improvement in number of transistors per unit area would be achieved by reducing the transistor dimensions from 7 nm to 5 nm? Approximately how many 5x5 mm die fit on a 300 mm wafer? How many 200x200 nm gates fit on the die?

$$\frac{7 \times 7}{5 \times 5} = \frac{49}{25}$$



300mm  
5mm

$$5 \times 5 \text{ N} = \frac{\pi r^2}{5 \times 5} = \frac{2\pi (150)^2}{25}$$

= 2500



5  
7



25 x 10<sup>3</sup>  
5mm  
0.2 μm  
25 x 10<sup>3</sup>

$$\frac{5 \times 10^{-3}}{0.2 \times 10^{-6}} = 25 \times 10^3 \leftarrow \text{on each side}$$

@ 25 x 10<sup>6</sup> gates

**Exercise 2:** Would you use hardware or software to implement: A calculator? A controller for kitchen appliance? An Ethernet interface? To do Bitcoin "mining"?

	operations	time	clock cycles	$\frac{\text{ops}}{\text{clock}}$
calculator	100 ?	≈ 0.1 s	10 <sup>6</sup> @ 10 MHz	≪ 1
appliance	100 ?	≈ 1 s	10 <sup>7</sup> @ 10 MHz	≪ 1
Ethernet @ 1Gb/s	10 ?	1 x 10 <sup>-9</sup> s	10 <sup>-1</sup> @ 100 MHz	≫ 1
Bitcoin	?	no limit	?	?

**Exercise 3:** Would you use a PLD or ASIC for: A project that had to be completed within a month? That would be expected to sell 100 million units? Whose complete requirements aren't known? A state-of-the-art general-purpose CPU?

- TTM  $\approx$  1 month  $\rightarrow$  PLD
- $100 \times 10^6$  units  $\rightarrow$  ASIC
- need to upgrade  $\rightarrow$  PLD
- high performance  $\rightarrow$  ASIC