Asynchronous Serial Interface

Introduction

An Asynchronous Serial Interface is a simple lowspeed serial communication interface. It is often used for diagnostic, programming and console interfaces on embedded devices. The simplest version uses a single data line in each direction (Transmit Data and Receive Data) and a ground pin. The RS-232 standard specifies levels of at least ± 5 volts but embedded systems often use logic-level signals.

In this lab you will design and implement the transmitter of a UART (Universal Asynchronous Transmitter-Receiver) that transmits an 8-bit binary value serially.

A supplied control module will test your UART module by transmitting a nine-character text string that is a printable version of your BCIT ID encoded using the ASCII (or Unicode) encodings¹.

You will use the Analog Discovery 2 (AD2) oscilloscope, logic analyzer and "UART" protocol analyzer functions to display the waveforms and data.

You must implement the transmitter as a state machine. Quartus will generate a state transition diagram and a state transition table from your HDL description.

The supplied **lab6.qar** Quartus project archive contains the required code except for the **uart** module, which you must write.

Specifications

The supplied **lab6** module has a 50 MHz **clk** clock input, an active-low **reset_n_in** input and one-bit **txd** transmit data output .

Your uart module will have a 50 MHz clk input, a debounced reset signal named reset_n, a nextchr signal that is asserted when the UART should start sending the 8-bit character chr and a nextbit signal to indicate when the next bit of the character should start.



The following diagram shows the timing relationship of the signals at the input to the **uart** module:



Your **uart** module must implement a state machine that operates as follows:

- If reset_n is asserted the uart is reset; any transmission in progress is halted.
- If nextchr is asserted, transmission of a new character is started; chr contains the value of this character. You do not need to store it; the value will remain valid until the next character.
- If **nextbit** is asserted, the next bit of the character should be output.

State changes must only take place on the rising edge of **clk**.

Eight bits per character must be transmitted in order from least-significant bit to most-significant bit. A "1" bit should be transmitted as a high logic level and a "0" bit as a low logic level. An extra "0" ("start bit") must be transmitted before the data bits and an extra "1" ("stop bit") must be transmitted after the data bits. **txd** should be high when the state machine is in the idle state and no data is being transmitted.

The following logic analyzer screen capture shows the txd waveform when the character "A" (8 ' h41) is transmitted:

¹An encoding is a mapping of characters ("glyphs") to numbers. ASCII a subset of Unicode that includes all Englishlanguage characters and numbers.



Figure 1: UART Simulation Waveforms.



Figure 2: RTL Schematic of UART Module.



Figure 3: Sample State Transition Diagram.

41[4]									-		_	20[0]	
41[A]												20[0]	
Start	0	1	2	3	4	5		6	7	s	top	Start	0
							1						

Figure 1 shows the simulation waveforms at the input and output of the UART module. The clock waveform is not visible since it is so much faster than the data. The **nextchr** and **nextbit** signals have a duration of one **clk** period and are aligned.

Quartus must recognize your design as a state machine. This requires that you follow specific requirements listed in the Quartus Recommended HDL Coding Styles. In particular:

• use an enumerated type of unsigned integer type to define the states (example below),

- do not use the state variable as an output
- keep other operations in the module (e.g. computations) separate from the state machine logic
- · include a synchronous reset

You must also follow the course coding guidelines. Note that you can meet the above guidelines using only assign and always_ff concurrent statements.

An example of a declaration of a suitable enumerated type would be:

```
typedef enum int unsigned
{ idle, startbit, b0, b1, ..., stopbit } state_t ;
state_t state, state_next ;
```

If you have followed the state machine coding guidelines the Quartus RTL netlist viewer will display the state machine as a separate yellow logic block as shown in Figure 2.

Double-clicking the state machine block will display a state transition diagram similar to that in Figure 3 along with tables showing the state transition conditions and state encodings²:

State Table															
	Source S	Des	tinati	ion St	ate						Condition				
1	b0		idle				(!reset	_n)							
2	b0		star	tbit			(nexto	hr).(re	eset_r	ı)					
з	b0		b0				(Inext	bit).(!n	nextch	r).(res	et_n)				
4	b0		b1				(nextb	oit).(!n	extch	r).(res	et_n)				
5	b1		b2				(nextb	oit).(!n	extch	r).(res	et_n)				
State Table															
	Name	stop	obit	b7	b6	b5	b4	b3	b2	b1	b0	startbit	idle		
1	idle	0		0	0	0	0	o	0	0	0	0	0		
2	startbit	0		0	0	0	0	0	0	0	0	1	1		
3	b0	0		0	0	0	0	0	0	0	1	0	1		
4	b1	0		0	0	0	0	0	0	1	0	0	1		
5	b2	0		0	0	0	0	0	1	0	0	0	1		
6	b3	0		0	0	0	0	1	0	0	0	0	1		
7	b4	0		0		0	0	0	1	0	0	0	0	0	1
8	b5	0		0		0	0	1	0	0	0	0	0	0	1
9	b6	0		0	1	0	0	0	0	0	0	0	1		
10	b7	0		1	0	0	0	0	0	0	0	0	1		
11	stopbit	1		0	0	0	0	0	0	0	0	0	1		

You must modify the **lab6.sv** file to substitute your BCIT ID for the **A00123456** value.

The **lab6.sv** file contains a testbench named **lab6_tb.sv** that you can use to simulate your design.

CPLD I/O

The following photos shows the ground (black and orange/white), 'scope channel 1 (orange) and digital input (pink, pin **DIO0**) connections to the AD2 and the ground (white, **GND** pin), **reset_n_in** (blue, pin 99) and **txd** (violet, pin 97) connections to the CPLD board:



²Note that Quartus has chosen a one-hot encoding in which the idle (reset) state is active-low.



Connect the **reset_n_in** input to a normallyopen pushbutton so that pushing the button asserts the reset signal.

Use of AD2

Use the AD2 scope, logic analyzer and protocol windows for troubleshooting and to verify the operation of your design.

A scope channel can be connected to the pushbutton input or the txd output to verify the voltage levels and check for signal integrity issues such as noise, glitches or ringing. You can trigger on the falling edge of txd to capture the start of the transmitted waveform.

The logic analyzer can be used to display digital signals. It can display bus values (not used here) and multi-bit serial signals. Figure 4 shows the transmitted serial data using a configuration called "UART."

The trigger (T column) has been set to the falling edge of the Data signal and the Protocol options have been set for 9600 bits per second, 8 bits per character and normal polarity (low for a "1" bit):

		~	
🖤 😽 Edit		×	
Name: U	ART		
Data:	DIO 0	\$	
Polarity:	Standard	•	
Bits:	8	\$	
Parity:	None	•	
Stop:	1	\sim	
Baud:	Manual	•	
Rate:	9.6k	\sim	
Start:	0 s	~	
Format:	ASCII	•	
		OK	
-	-0.2 ms	0 m	i

The protocol analyzer can be used to decode more complex protocols such as those including device addresses and variable-length fields (neither used here). The following screen captures show the "UART" decoding. Figure 5 shows an example of the protocol analyzer display showing the received characters (the reset button was pressed twice).

File	Control	View	Wir	ndow											
	Cingle		Dun		Mode:	(1) Repe	ated 🔹	Trigger:	Normal		 Simpl 	e Pulse	Protocol	 Position: 	8 ms
ы	Single		Run		Buffer:	: 10	¢ 🔶	Source:	Digital		 Inputs: 	100MHz x16 📑	DIO 015	* Base:	2 ms/div
+		N -	Τ.		<										
	Nar	me		Pin	Т	Ready	4096 samples	at 200 kHz	2021-03-0	07 20:18:31.10	6				<u>N.</u> 1
-	UART		\mathbb{N}		F		41[A] 30[0]	31[1]	32[2]	33[3] 34[4]	35[5] 36[6]		
	Data			DIO	01								Π		
X	•				-2 ms	0 m	▲ 2 n	ıs	4 ms	6 ms	8 ms	10 ms	12 ms	14 ms	16 ms

Figure 4: Logic Analyzer Display.

File	Control	View Window										
UA	RT SP	I I2C C	CAN AVR									
	Settings											
TX:	DIO 0	T	ext	 Polarity: 	Standard	-	Parity:	None	-	Rate:	9.6k	\sim
RX:	DIO 1	Ф Т	ext	 Bits: 	8	\$	Stop:	1	\sim	Ending:	Line Feed	-
Sp	Spy Send & Receive											
09	Stop DReceive to File Show: In One											
TX	TX & RX											
AOC	A00123456A00123456											



You can troubleshoot your design by defining extra CPLD pins as outputs and connecting these to digital inputs of the AD2. This allows the logic analyzer to monitor other signals in your design.

Note: There seems to be a conflict between the AD2 and the USB-Blaster drivers. You may need to disconnect the AD2 each time you program the CPLD.

Submission

To get credit for completing this lab, submit a PDF document containing the following to the Assignment folder for this lab on the course website:

- 1. A listing of your uart.sv System Verilog file.
- The RTL schematic (Tools > RTL Netlist) similar to Figure 2.
- 3. A screen capture of the state transition diagram similar to Figure 3.

4. A screen capture of your compilation report similar to:

Flow Summary							
< <filter>></filter>							
Flow Status	Successful - Sun Mar 07 20:28:03 2021						
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition						
Revision Name	lab7						
Top-level Entity Name	lab7						
Family	MAX II						
Device	EPM240T100C5						
Timing Models	Final						
Total logic elements	122 / 240 (51 %)						
Total pins	3 / 80 (4 %)						
Total virtual pins	0						
UFM blocks	0/1(0%)						

 Screen captures of the AD2 logic analyzer and protocol analyzer similar to those in Figures 4 and 5 demonstrating the operation of your interface. They should both show your full BCIT ID.