# **Hierarchical Design**

Revision 2: Added RTL netlist schematic and corrected Figure 1.

#### Introduction

In this lab you'll practice instantiating modules by building a digital combination lock. You'll be supplied five modules. You'll also design a sequence detector based on a resetable 4-digit shift register.

### **Components**

You will need the CPLD board, the four-digit 7-segment LED display and the 4×4 matrix keypad used in previous labs.

### **Requirements**

Each press of a key should shift that digit into the 4-digit 7-segment LED display from the right. The red LED on the CPLD board should be on only when the display shows the last four digits of your BCIT ID (this shows when the lock is open). Pressing the \* key should reset the display to DDDD and close the lock (turn off the LED).

Your design must instantiate the modules described below.

# **Module Descriptions**

You will be supplied with a file, lab5modules.sv containing definitions of the following modules.

keypad This module outputs a 4-bit binary value, digit, corresponding to the key that is being pressed. Keys A through D output their hexadecimal values, \* outputs value 14 (hex E) and # outputs 15 (hex F). The valid output is true when the value of digit is valid. digit should be ignored otherwise.

**display** The 4-digit LED display displays the four 4-bit digits on the input **digits**.

**clkdiv** The clock divider generates a square-wave clock. It has parameters for the input and output frequency.

**debounce** The switch debouncer outputs the input value, sw\_in on the output sw, when the input has been stable for parameter N clock cycles.

**rising** The rising-edge detector sets **out** high for one clock cycle when the **in**put transitions from low to high between rising edges of the clock.

## **Suggested Solution**

The diagram in Figure 1 shows a possible solution.

You'll need to design the logic in the block marked "shift register and sequence detector." This is a 4-element 4-bit shift register that shifts the digit from the keyboard module into a shift register when the debounced valid signal indicates a new digit. It also resets the shift register to zero (16'h0000) if \* is pressed (decimal value 14).




Figure 1: Example solution schematic.

Use the **clk** signal as a clock. Do *not* use the outputs of the **rising** or **debounce** modules as a clock.

You'll need to set the parameters of the **clkdiv** (e.g. **fout=2000** Hz) and **debounce** (e.g. **N=20**, 10 ms).

### **Procedure**

Create a project as in previous labs. Download the lab5modules.sv file from the course web site and add it to your project. Pin assignments can be imported from previous labs that used the keypad and LED display if you are using the same pins. Remember to enable the pull-ups on the col inputs.

Create a **lab5.sv** file containing a module (e.g. **lab5**) that has the necessary inputs and outputs as shown in the diagram and described in previous labs. Your module should also instantiate the modules described above and declare the signals you'll need to connect the modules (those labelled a through d in the diagram – but use your own names). You'll need to add some code to implement the shift register and to turn on the **led** when the shift register has the correct combination (the last four digits of *your* BCIT ID).


Program the CPLD and connect it to the keypad and LED display as in previous labs. Test your design.

### **Submission**

To get credit for completing this lab, submit the following to the Assignment folder for this lab on the course website:

1. A PDF document containing:

- A Verilog listing of your design (e.g. lab5.sv). Do not include a listing of lab5modules.sv.
- A screen capture of your compilation report as in previous labs.



- The schematic created by Tools > Netlist Viewers > RTL Viewer and using File > Export... It may look like Figure 2.
- 2. If you do not demonstrate your design in the lab, a video of the display, keypad and CPLD board showing:
  - the display being reset to all-zeros when
    is pressed
  - entering the last four digits of your BCIT ID and the LED lighting when the correct digits are entered
  - the display being reset to all-zeros when
    is pressed
  - entering in 3 4 5 6 and showing that the LED does not light

A sample video is available on the course website.




Figure 2: Example RTL Netlist output.