

Memory System Design

Exercise 1: Is $t_{\rm AW}$ a requirement or a guaranteed specification for this memory? How about the $t_{\rm AA}$?






Exercise 2: How many 256 k \times 8 memory IC's would be required to build a 1 M \times 32 memory? What is the width of the data bus? How many address bus bits would be required from the CPU? Which of these would connect to the memory ICs? What address values could be placed on the address bus? How many chip-select lines would be required?

W . 2 ... $=\frac{32}{8}\cdot\frac{1M}{256}$ W=32 (Mx32 = 1Mx4 bytes = 4MBytes _ (6 n= logz (256k) so need total of logz(4M) address bit = १८ ७ ने need = log 2 (4 M) = 82 bits but 1.5. 2 bids (A& &A.) are used to geleat a byte foron the 32 hits only need 20 bits (Az ... Azı) to for each ic need to select 1 of 256 K (095 (5287) = 18 pits so need 256 k= 28.210 = 218

need m = 18 + n = 2 + 2 (for byte celed) = 22 bits

Exercise 3: How large are the two lowest memory regions in the memory map above?




Exercise 4: If a CPU has a 32-bit address bus, how many bytes can it address? What range of addresses would correspond to the first 64 k Bytes? If this range of memory was to be implemented with 32-bit words, how many address bits would be required to select a byte within each word? How many bits would be required to select a 32-bit word within the 64 k range? How many bits are not directly connected to the memory ICs? What would they be used for?

1 GBytez 230 bytes

2 bytes = 4 GBytes can be addressed. 0 - (64k-1) or 00000 -> 0xFFFF 32 bits words. is 32/8 = 4 bytes perword. need logz (4) = 2 bits to select a byte. 64kBytos = 16kwords. **3**a

Jested a byte memory region where the memory the memory in the appears in the memory map.

Exercise 5: A 4k×16 memory is to be used in a system with a 20-bit address bus. This memory is to respond to addresses starting at 20'hf2000. Draw the memory map. Assuming the address signal is defined as logic [19:0] a; and the chip-select as logic cs0;, write the Verilog that would implement the chip-select signal cs0. Write the expression for a second chip-select, cs1 that would enable a second 8 kBytes bank immediately above (at a higher address



assign
$$c = 0 = 0 = 0 = 2$$
 {7'b111-601, {13{1'b?}}}

module decoder

```
( input logic [19:0] a,
  output logic cs0, cs1, cs2 );

assign cs0 = a >= 20'hf2000 && a <= 20'hf3fff ;
assign cs1 = a[19:13] == 7'b1111_001 ;
assign cs2 = a ==? { 7'b1111_001, {13{1'b?}} } ;</pre>
```

endmodule