


HDL Idioms

Exercise 1: Using the schematic symbols shown below, convert each of the following System Verilog expressions into a schematic.

```
// assume the following declarations:
logic a, b, c, reset, up, down, oe ;
logic [15:0] x, y, y_next ;
logic [3:0] z ;
logic [3:0] tab [64] ;
```




```
assign c = a ^ b ;
```



```
assign a = x < y ;
```




```
assign y_next = y + 1 ;
```




'1' → expands

```
assign y = x[3] ;
```




```
assign y = 1'b1 << x ; // decoder
```


$\equiv 2^x$



```
assign z = tab[x] ;
```



```
assign y_next = (y < x) ? (y + 1) : (y - 1) ;
```




```
assign y = z[3] ? 4 : // priority encoder
```

```
z[3] : 4
z[2] ? 3 :
:
z[0] ? 1 : 0;
```



```
assign y = oe ? x : 16'hzzzz ;
```




```
assign y_next = reset ? 16'h0 :
```


```
up ? y + 1 :
```

```
down ? y - 1 :
```

```
y ;
```



- { braces
- [brackets
- (parentheses



$$y = (a + (b + c))$$


right-associative

$$y = ((a + b) + c)$$


left-associative

Exercise 2: Using the schematic symbols shown above, convert each of the following System Verilog expressions into a schematic


```
// shift register
assign y_next = {y[14:0], a} ;
always_ff@(posedge clk)
  y = y_next ;
```




```
// FF showing if y (above) is even
assign a_next = y_next [15] ;
always_ff@(posedge clk)
  a = a_next ;
```



```
// register with load enable
assign y_next = en ? x : y ;
always_ff@(posedge clk)
  y = y_next ;
```



```
// counter with reset and count enable
assign y_next = reset ? '0 :
  en ? y + 1'b1 : y ;
always_ff@(posedge clk)
  y = y_next ;
```



```

// counter with reset and count enable
assign y_next = reset ? '0 :
                en ? y + 1'b1 : y ;
always_ff@(posedge clk)
    y = y_next ;

```

```

// writeable memory (RAM)
always_ff@(posedge clk)
    tab[x] = z ;

```

```

// read port
assign z = tab[x] ;

```

```






assign y_next = reset ? 16'd7 :
                ( y == 16'd8000 && !down ) ? y-1 : y ;

```





```

// CRC
assign y_next = { ^( y & 16'h0x1021 ), y[15:1] } ;
always_ff@(posedge clk)
    y = y_next ;

```



Exercise 3: Write System Verilog that would generate each of the following schematics. Include any required signal declarations (using logic).



x	a	b	c	d
00	0	0	0	1
01	0	0	1	0
10	0	1	0	0
11	1	0	0	0

```
logic [2:0] a, b;
```

```
logic z;
```

```
assign z = a != b;
```

```
logic [2:0] c;
```

```
logic [3:0] d;
```

```
assign d = c + 1'b1;
```

```
logic [2:0] lut [16], c;
```

```
logic [3:0] s;
```

```
logic r, h, g;
```

```
always @ (posedge clk)
```

```
    c = lut [s];
```

```
    assign {g, h, r} = c;
```

① assign {a, b, c, d} =

x == 2'b00 ? 4'b0001 :

x == 2'b01 ? 4'b0010 :

⋮

②

```
assign {a, b, c, d} = 4'b1 << x;
```

```
logic [3:0] lut [4] = {4'b0001,
```

```
4'b0010,
```

```
⋮
```

```
}
```



③

```
assign {a, b, c, d} = lut [x];
```


! ~

assign ab = oen ? ~ a : 16'hzzzz;


-0
-1
-z
-X



always_ff @(negedge clk)
q = d




assign q_next = s ? '1 : r ? '0 : d; (if only 1 bit)



assign q_next = (s | d) & ~r; (bit masking)

always_ff @(posedge clk)
q = q_next;

always_ff @(posedge clk)
q_n = q_n_next;



assign q_next = q < 125 ? q+1 : 0;

always_ff @(posedge clk)
q = q_next;

00100
+ 10010

vs | - bitwise -> bit by bit &
| - logical -> result either 0 or 1 &&

0110
1010

0111

0110 -> 1
0101 -> 1

1 1

0000 -> 0
10101 -> 1

1 1

0000
0000


0

0110
0101

0011

same as bitwise equal.

= equality
== equality



```

assign ud_next =
c > 12 ? 0 : c < 4 ? 1 : ud;
always_ff @(posedge clk)
ud = ud_next;

```

```

assign c_next = ud ? c + 1 : c - 1;
always_ff @(posedge clk)
c = c_next;

```

