

# Implementation of Digital Logic Circuits


**Exercise 1:** If  $\bar{D}$  is a data bus and  $\bar{D}_0$  is low, is the value on the data bus an even or odd number?

$D_0$  is L.S. bit  
 $\bar{D}_0$  }  $H = 0$   
           }  $L = 1$

$\bar{D}_0$  is low  $\rightarrow 1$

L.S. bit is 1  $\rightarrow$  odd number

**Exercise 2:** Which transistors are on when the output is high? When it is low? In which direction does the output current flow in each case?




output is high:  $U_0$  is on  
 $L_0$  is off

$U_0$  and  $U_1$  on  
 $L_0$  and  $L_1$  off

output is low:  $U_0$  is off  
 $L_0$  is on


$U_0$  or  $U_1$  off  
 $L_0$  or  $L_1$  on

**Exercise 3:** Which of these specifications does the manufacturer guarantee? Which are requirements?



**Exercise 4:** A logic family has  $V_{OH}(\min) = 5\text{ V}$ ,  $V_{OL}(\max) = 0.5\text{ V}$ ,  $V_{IH}(\min) = 4\text{ V}$ ,  $V_{IL}(\max) = 1.5\text{ V}$ . What are the noise margins?

$V_{IH}$        $V_{IL}$



H noise margin  $= 5 - 4 = 1\text{ V}$

L noise margin  $= 1.5 - 0.5 = 1\text{ V}$

**Exercise 5:** All else being equal, by how much would we expect to decrease power consumption when reducing logic levels from 5 V to 3.3 V? What would be the effect on power consumption in reducing the clock frequency from 50 MHz to 1 MHz?


$$P_{5V} = k(5)^2$$

$$P_{3.3V} = k(3.3)^2$$

$$\text{ratio} = \frac{P_{3.3V}}{P_{5V}} \approx \frac{k \cdot 11}{k \cdot 25} \approx \frac{1}{2}$$

$$\frac{P_{1\text{ MHz}}}{P_{50\text{ MHz}}} = 2\%$$

**Exercise 6:** What are the active-state current and the RC time constant for a wired-or interrupt-request line using a 10kΩ resistor pulling up a circuit with 50 pF capacitance to 3.3 V?



$$i = \frac{3.3\text{ V}}{10\text{ k}\Omega} = 0.33\text{ mA}$$

$$\begin{aligned} \tau = RC &= 10 \times 10^3 \cdot 50 \times 10^{-12} \\ &= 500 \times 10^{-9} = 0.5\ \mu\text{s}. \end{aligned}$$