

Implementation of Digital Logic Circuits

Exercise 1: If \overline{D} is a data bus and $\overline{D0}$ is low, is the value on the data bus an even or odd number?


Exercise 2: Which transistors are on when the output is high? When it is low? In which direction does the output current flow in each case?



Exercise 3: Which of these specifications does the manufacturer guarantee? Which are requirements?



Exercise 4: A logic family has—CHI.(min) = 5 V, CHI.(max) = 0.5 V, CHI.(min) = 4 V LIII. = 1.5 V. What are the noise margins?



Exercise 5: All else being equal, by how much would we expect to decrease power consumption when reducing logic levels from 5 V to 3.3 V? What would be the effect on power consumption in reducing the clock frequency from 50 MHz to 1 MHz?

$$P_{5V} = k(5)^{2}$$

$$P_{8V3} = k(3.3)^{2}$$

$$r_{7} = \frac{P_{3V3}}{P_{5V}} \sim \frac{k11}{\sqrt{25}} \sim \frac{1}{2}$$

$$\frac{P_{1} MH^{2}}{P_{50} MH_{2}} = 2\%$$

Exercise 6: What are the active-state current and the RC time constant for a wired-or interrupt-request line using a $10k\Omega$ resistor pulling up a circuit with 50 pF capacitance to 3.3 V?

$$\frac{3\sqrt{3}}{10K} = \frac{3.3V}{10K} = 0.33 \text{ mA}$$

$$\frac{1}{10K} = \frac{3.3V}{10K} = 0.33 \text{ mA}$$

$$\frac{1}{10K} = \frac{10}{10K} = \frac{10}{10K$$