

Solutions to Quiz 2 (second version)


This exam is for the student whose...

surname begins with	BCIT ID ends with

Question	1	2		Total
Mark				
Out of	9	9		18

Question 1: VHDL to Schematic

Using the following schematic symbols:




and these declarations:


```
type byte_array is array (natural range <>) of
  std_logic_vector(7 downto 0) ;
signal a, b, c, d, w, clk : std_logic ;
signal x, y, z, y_next, n : unsigned (7 downto 0) ;
signal r, s : unsigned (31 downto 0) ;
signal m : byte_array (0 to 3) ;
signal p : unsigned(1 downto 0) ;
```

convert each of the following VHDL expressions into a schematic:


(a) $a \leq b \text{ or } (\text{not } d) ;$




(b) $y \leq x \text{ when not } (a \text{ or } b) \text{ else } x^{\text{"12}} ;$



(c) $y \leq x \text{ when rising_edge(clk)} ;$




(d) $y_{\text{next}} \leq y+1 \text{ when } a = '1' \text{ or } w = '0' \text{ else }$
 $y-1 \text{ when } b = '1' \text{ else }$
 $y ;$
 $y \leq y_{\text{next}} \text{ when rising_edge(clk)} ;$




Question 2: Schematic to VHDL

Assuming the above signal declarations and schematic symbols, write concurrent VHDL statements that would result in the following schematics:




(a)

```
w <= not ( a and b );
```



(b)

```
y <= x when b = '1' else x"20" ;
```




(c)

```
y_next <= y + x ;
y <= y_next when rising_edge(w) ;
```


OR

```
y <= y+x when rising_edge(w) ;
```



(d)

```
y <= y_next when rising_edge(clk) ;
```



(e)

```
y_next <= y when w else
y+1 when d else
y-1 ;
```