Solutions to Practice Lab Exams

Revision 2: replaced state transition diagrams with block diagrams.

The portions of the labexam.vhd file that were added are shown below.

Practice Lab Exam 2

Practice Lab Exam 1

```
type state_t is (up, down, stop ) ;
  signal up_next, down_next, stop_next : state_t ;
  signal state, state_next : state_t ;
  -- put your VHDL code here
  up_next <= stop when l = '1' else state ;
  stop_next <= down when r = '1' else
        up when a = '1' else
        stop ;
  down_next <= stop when d = '1' else state ;</pre>
  with state select state_next <=
        up_next when up,
        stop_next when stop,
        down_next when down ;
  state <= state_next when rising_edge(clk);</pre>
  with state select led <=
        "1100" when up,
        "0000" when stop,
        "0011" when down;
            stop
                       up_next
            state
                                          state
                                   up
           down
                      stop_next
                                                   state
    up
                                   stop
                                             D C
                                   down
  state
                                              clk
                                    state
            stop
                      down_next
            state
                            1100
                                   up
                            0000
                                   stop
                                             led
                             0011-
                                   down
```

state

```
type state_t is (s0, s5, s10, s15);
signal state, state_next : state_t ;
signal s0_next, s5_next, s10_next, s15_next : state_t ;
-- put your VHDL code here
s0_next <= s5 when l = '1' else s0;
s5_next <= s10 when 1 = '1' else s5 ;
s10_next <= s15 when 1 = '1' else s10 ;
s15_next <= s0 when a = '1' else s15 ;
with state select state_next <=
      s0_next when s0,
      s5_next when s5,
      s10_next when s10,
      s15_next when s15;
state <= state_next when rising_edge(clk);</pre>
with state select led <=
      "0000" when s0|s5|s10,
      "1111" when s15;
  s5
             s0 next
state
 s10
                                     state
             s5 next
                              s0
state
                                               state
                              s5
                              s10
 s15
                              s15
            s10 next
                                         clk
state
                              state
                               0000
                                       s0
  s0
            s15 next
                               0000
                                       s5
                                                led
state
                               0000
                                       s10
        а
                                1111
                                       s15
                                       state
```