



Timing Analysis



t_{co} = clock to output

t_{pd} = prop. delay


t_{su} = setup time





<u>specification</u>	<u>type</u>	<u>measured between</u>
t_{co} =	guaranteed (max)	input \rightarrow output
t_{pd} =	guaranteed (max)	input \rightarrow output
t_{su} =	requirement (min.)	input \rightarrow input

$$\therefore T_{clock} (min) \geq T_{pd} (max) + T_{co} (max) + T_{su} (min).$$

Register : FFs in parallel




Shift Register: FFs in series



ripple counter (or clock divider). (generally bad)

Synchronous Counter (or clock divider).

(best — all output bits change at same time).



counter values

