
# **Timing Analysis**

#### Exercise 1:



The diagram above shows an oscilloscope screen capture that includes one period of an *active-low* digital waveform. The scale on the horizontal axis is 20 ns per division. What are: the rise time, period, positive pulse width and duty cycle?

positive pulse width and duty cycle?

Y'se time = 
$$1 \text{ aw.} \times 20 \text{ rs/aiv} = 20 \text{ ns}$$

Period =  $6.5 \text{ div.} \times 20 \text{ ns/aiv} = 130 \text{ ns.}$ 


The pulse and the =  $4 \text{ div.} \times 20 \text{ rs/acv} = 80 \text{ ns}$ 

The pulse and the =  $4 \text{ div.} \times 20 \text{ rs/acv} = 80 \text{ ns}$ 

The pulse and the =  $2.5 \text{ div.} \times 20 = 50 \text{ ns}$ 


The pulse and the pulse and the pulse width and the series are the pulse width.

#### Exercise 2:





Label the specifications A through D as requirements or guaranteed responses. Which specifications are measured to a signal being in a high-impedance state? Which are measured from a rising edge only? From either?

## **Exercise 3**: Is $t_{PD}$ a requirement or a guaranteed response?



**Exercise 4**: Is  $t_{SU}$  a requirement or a guaranteed response? How about  $t_H$ ?





### Exercise 5:

$$T_{SU}$$
 (avail) =  $T_{clock}$  -  $t_{co}$  (max) -  $t_{PD}$  (max)

Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?

**Exercise 6**: For a particular circuit  $f_{\text{Clock}}$  is 50 MHz,  $t_{\text{co}}$  is 2 ns (maximum), the worst-case (maximum)  $t_{\text{PD}}$  in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what it the maximum clock frequency at which it will?

nich it will?

$$\Rightarrow |ack = t_{so}(ausil) - t_{so}(required) = \frac{1}{50 \times 10^6}$$
 $= 3ns - 5ns = 20ns$ 
 $= -2ns \rightarrow usint operate relially.$ 

T c(ock = 1 / sale

at movimum dock frequence 513c1c = 0  $+ s_0 (3001) = + s_0 (rqd) = 5ns.$  = 5 ns = 7 dock - 2ns - 15ns

**Exercise 7**: What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps clock-to-output delays and adder logic that has a 250 ps propagation delay?