


## Timing Analysis


### Exercise 1:



The diagram above shows an oscilloscope screen capture that includes one period of an active-low digital waveform. The scale on the horizontal axis is 20 ns per division. What are: the rise time, period, positive pulse width and duty cycle?

$$\begin{aligned}
 \text{rise time} &= 1 \text{ div} \times 20 \text{ ns/div} = 20 \text{ ns} \\
 \text{period} &= 6.5 \text{ div} \times 20 \text{ ns/div} = 130 \text{ ns} \\
 \text{+ve pulse width} &= 4 \text{ div} \times 20 \text{ ns/div} = 80 \text{ ns} \\
 \text{-ve pulse width} &= 2.5 \text{ div} \times 20 = 50 \text{ ns} \leftarrow \text{active pulse width} \\
 \text{duty cycle} &= \frac{50 \text{ ns}}{130 \text{ ns}} = 0.38 = 38\%
 \end{aligned}$$


### Exercise 2:



Label the specifications A through D as requirements or guaranteed responses. Which specifications are measured to a signal being in a high-impedance state? Which are measured from a rising edge only? From either?


only A ends on an input,  
only A is a requirement.  
∴ B, C, D are g.responses  
C ends on hi-z state  
A is measured from rising edge  
B, C, D are measured from either edge (transition).

**Exercise 3:** Is  $t_{PD}$  a requirement or a guaranteed response?



**Exercise 4:** Is  $t_{SU}$  a requirement or a guaranteed response? How about  $t_H$ ?

$t_{SU}$  is a requirement  
 $t_H$  is a requirement.



**Exercise 5:**

$$t_{SU}(\text{avail}) = T_{\text{clock}} - \underbrace{t_{CO}(\text{max})}_{\text{decrease } t_{SU}} - t_{PD}(\text{max})$$

↑  
increases  $t_{SU}$

Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?

**Exercise 6:** For a particular circuit  $f_{\text{clock}}$  is 50 MHz,  $t_{\text{co}}$  is 2 ns (maximum), the worst-case (maximum)  $t_{\text{pd}}$  in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what is the maximum clock frequency at which it will?

$$T_{\text{clock}} = \frac{1}{f_{\text{clock}}} \\ = \frac{1}{50 \times 10^6} \\ = 20 \text{ ns}$$

$$\text{slack} = t_{\text{su}}(\text{avail}) - t_{\text{su}}(\text{required}) \\ = 3 \text{ ns} - 5 \text{ ns}$$

$$= -2 \text{ ns} \rightarrow \text{no, won't operate reliably}$$

$$t_{\text{su}}(\text{avail}) = T_{\text{clock}} - t_{\text{co}}(\text{max}) - t_{\text{pd}}(\text{max}) \\ = 20 \text{ ns} - 2 \text{ ns} - 15 \text{ ns} \\ = 3 \text{ ns.}$$

at maximum clock frequency slack = 0

$$t_{\text{su}}(\text{avail}) = t_{\text{su}}(\text{req'd}) = 5 \text{ ns.}$$

$$5 \text{ ns} = T_{\text{clock}} - 2 \text{ ns} - 15 \text{ ns}$$

$$T_{\text{clock}}(\text{max}) = 5 + 2 + 15 = 22 \text{ ns}$$

$$f_{\text{clock}}(\text{max}) = \frac{1}{22 \text{ ns}} \approx 45.5 \text{ MHz.}$$

**Exercise 7:** What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps clock-to-output delays and adder logic that has a 250 ps propagation delay?

$$\text{for } f_{\text{max}} \quad t_{\text{su}}(\text{avail}) = t_{\text{su}}(\text{req'd})$$

$$t_{\text{su}} = T_{\text{clock}} - t_{\text{co}} - t_{\text{PD}}$$

$$T_{\text{clock}} = t_{\text{su}} + t_{\text{co}} + t_{\text{D}} \\ = 200 + 50 + 250 \text{ ps} \\ = 500 \text{ ps}$$

$$f_{\text{clock}}(\text{max}) = 2 \text{ GHz}$$

$$n = 10^{-9} \\ p = 10^{-12}$$