

Interfaces

Exercise 1:



Mark the clock edges where data is transferred.


Exercise 2:



The diagram above shows a transfer over an SPI bus. How many bits of data are transferred? What is the value, in decimal, of the data transferred from the <u>master to the slave</u>? From the slave to

the master?

Exercise 3:



Based on the diagram above, write a state transition table for an SPI interface controller that transfers four bits at a time. Include an idle state. In which states are **SCLK** and **SS** asserted?

State	<u>inp</u> reset	1+ Valid	vext state
×)	X	0
O (i die)	0	١	[
Ś	0	Х	0
٠n	0	Х	N +1