


Introduction to Digital Design with Verilog HDL

Exercise 1: What changes would result in a 3-input OR gate?


```
// AND gate in Verilog
```

```
module ex1 ( input logic a, b, c,
              output logic y ) ;
  assign y = a & b & c ;
endmodule
```



Exercise 2: What schematic would you expect if the statement was

```
assign y = ( a ^ b ) | c ;?
```




Exercise 3: What are the widths and values, in decimal, of the following:

	width	value
4'b1001?	4	9
5'd3?	5	3
6'h0_a?	6	10
3?	32	3


Exercise 4: If the signal **i** is declared as `logic [2:0] i;`, what is the 'width' of **i**?

3

If **i** has the value 6 (decimal), what is the value of **i[2]**? $\rightarrow 1$



Exercise 5:



How would you specify the bit marked A in the diagram above?

$w[1][6]$

The bits marked B?

$w[2][3:0]$

The least-significant byte? $w[0]$

Exercise 6: What are the values of the following expressions: $\sim 4'b010?$

$1'b0$

$\sim 4'b010?$ $\sim 4'b0010$

$4'b1101$

$32'b0$

$32'h0$

$32'b0$
 $0 + \sim(!0)?$

$32'd0$

$\rightarrow !\phi \rightarrow 1'b1$

$! \phi \rightarrow 32'b1$ because result must be computed using width of final result (32 bits).

$\rightarrow \sim 1'b1 \rightarrow 1'b0$

$\sim 32'b1 \rightarrow 32'hffffffe$


$\rightarrow 1'b0 + 32'd0 \rightarrow 32'b0$

$32'hffffffe$


naive result

actual result


Exercise 7: Use slicing and concatenation to compute the byte-swapped value of an array n declared as `logic [15:0] n`.



Exercise 8: If n has the value $16'h1234$, what is the value and width of:



Exercise 9: Use concatenation to shift n left by two bits.



$$\{n[13:0], 2'd0\}$$

`logic a [7:0];
logic b [7:0];`

Exercise 10: Use concatenation to assign the high-order byte of n to a and the low-order byte to b .

$$\begin{aligned} \text{assign } \{a, b\} &= n & ; \quad 16 \leftarrow 2^4 \\ &= \{n[15:8], n[7:0]\} ; \end{aligned}$$

5 4 3 2 1 0

0 0 0 0	0 0 0 1	0 0 1 0	0 0 1 1	0 1 0 0	1
---------	---------	---------	---------	---------	---

Exercise 11: An array declared as `logic [15:0] n;` and has the value `16'h1234.` What are the values and widths of the following expressions?

`n[15:13]`

$3'b000 \rightarrow 3'h0$

`!n`

$1'b0$

	ω	value
<code>~n[3:0]</code>	$n[3:0]$	$4'bo160$
	\sim	$4'bs1011$



	ω	width	
$\frac{n>>4}{5}$	$n>>4$	16	$16'h0123$

	ω	width	
$n + 1'b1$	16	$16'h1235$	
		$ffff + 1$	

	ω	width	
$n[7:0] - n[3:0]$	8	4	
\downarrow		8	
$8'h34$	$4'h4$		
		\curvearrowright	
		$8'h30$	

$n \geq 16'h1234$

$1'b1$



$16'h0edcb$
 $16'hEDCB$

$16'h1234$

$$\begin{array}{r} 16'h1234 \\ 0001\ 0010\ 0011\ 0100 \\ \hline 1110\ 1101\ 1100\ 1011 \\ e\ d\ c\ b \end{array}$$

$$\begin{array}{c}
 (n \& (!n)) \xrightarrow{\quad} 1'b\emptyset \\
 \overbrace{\quad}^{n \wedge (!n)} \quad \overbrace{\quad}^{1'b\emptyset} \\
 \hline
 16'h1234 \xrightarrow{(0 + 1)} 16'h1234 \\
 \downarrow \quad \downarrow \quad \downarrow \\
 n * (!n + 1'b1) \\
 \underbrace{\quad}_{16} \quad \underbrace{\quad}_{16} \quad \underbrace{\quad}_{16} \\
 \xrightarrow{\quad} 16'h1234
 \end{array}$$

$$\begin{array}{c}
 1'b1 + 1'b1 \xrightarrow{\quad} 1'b\emptyset \\
 \uparrow \quad \uparrow \\
 \hline
 2'b10 \\
 2'b0 + 2'b10 \\
 \underbrace{\quad}_{2} + \underbrace{\quad}_{1} \\
 \hline
 2
 \end{array}$$

Exercise 12: What are the width and value of the expression $\frac{3}{2}$?

$16'd10 : 8'h20?$

$$\begin{array}{l}
 \text{width } \frac{16}{2} = 8 \\
 \text{value } 16'd10 \equiv 16'h000a
 \end{array}$$

$$\begin{array}{l}
 \text{If } x \text{ has the value 0, what is the value of the expression: } \frac{0}{x} ? \\
 \text{1'b1 : 1'b0?} \\
 \uparrow \quad \uparrow \\
 T \quad F
 \end{array}$$


$1'b\emptyset$

If x has the value -1?


$1'b1$

Exercise 13: Draw the schematics corresponding to:


$$y = a ? \{ b ? s_1 : s_2 \} : (c ? s_3 : s_4);$$



$$y = (a ? s_1 : (b ? s_2 : (c ? s_3 : s_4)))$$



$$y = \left(\begin{array}{l} a ? \\ \uparrow \\ b ? \\ \uparrow \\ c ? \\ \uparrow \\ s_3 : s_4 \end{array} : s_2 \right) : s_1;$$



Exercise 14:

```
// concatenation:  
logic [3:0] x = { 2'b00, 2'b11 } ; 1 dim , 4...0  
// array literal  
logic [0:1][3:0] z = '{ 2'b11, 3'b101 } ; 2 dim < 0..1  
3..0
```

What are the dimensions and initial values of x, and z in the examples above?

\underline{z}	$\downarrow 10$	$\begin{array}{ c c c c } \hline 0 & 0 & 1 & 1 \\ \hline 0 & 1 & 0 & 1 \\ \hline \end{array}$
-----------------	-----------------	---



Exercise 15: Write the truth table for a one-bit adder with carry. Define an array that implements this function. Write an expression that uses this array to find the sum and carry of logic signals a and b.



a	b	sum	carry
0	0	0	0
1	0	1	0
2	1	0	0
3	1	1	1

logic [0:3][1:0] sum = '{ 2'b00, 2'b10, 2'b10, 2'b11 }

$$\text{sum} \left[\left\{ 1'b0, 1'b1 \right\} \right] [1'b1]$$

$\begin{matrix} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{matrix}$


Exercise 16:

```
assign y = a + 1 ;
```


Some software warns about truncation. How could you re-write the **assign** statement to avoid such a warning?

$$y = a + 1'b1;$$

Exercise 17: Write an `always_ff` statement that toggles (inverts) its output on each rising edge of the clock.



```
always_ff @ (posedge clk)
    q <= !q;
```



Identify the following in the diagram above: component names, component "instance names," component port names, module port names.
Label the signal `t` in the schematic.

Exercise 19: Rewrite the `ex60` module using operators. Which version – “structural” or “behavioural” – is easier to understand?

```
module ex60 ( input logic x, y, z,
               output logic c ) ;
    assign c = x & y & z;      ← easier to understand.
endmodule
```