

Introduction to Digital Design with Verilog HDL


Exercise 1: What changes would result in a 3-input OR gate?

```
// AND gate in Verilog
```


```
module ex1 ( input logic a, b, c,  
             output logic y ) ;
```

```
    assign y = a | b | c ;
```

```
endmodule
```



Exercise 2: What schematic would you expect if the statement was
`assign y = ( a ^ b ) | c ;`?




Exercise 3: What are the widths and values, in decimal, of the following:

	width	value
4'b1001?	4	9
5'd3?	5	3
6'h0_a?	6	10
3?	32	3

Exercise 7: Use slicing and concatenation to compute the byte-swapped value of an array `n` declared as `logic [15:0] n`.

$$\{010, 101\} \rightarrow 010101 \quad 37$$

$$010 + 101 \rightarrow 111 \quad 7$$

$$\{n[7:0], n[15:8]\}$$


Exercise 8: If `n` has the value `16'h1234`, what is the value and width of:

of: $\{n[7:0], n[15:8], 4'b1111\}$

20 bits

0011 0100 0001 0010 1111

20'h 3412f

Exercise 9: Use concatenation to shift `n` left by two bits.

$\{n[13:0], 2'd0\}$

16'h 1234

2'b00

0011 0100 0001 0010 00

[15:0]

logic a [7:0];
logic b [7:0];

Exercise 10: Use concatenation to assign the high-order byte of `n` to `a` and the low-order byte to `b`.

assign {a, b} = n;

16 ← 24

= {n[15:8], n[7:0]};

Exercise 11: An array declared as `logic [15:0] n;` and has the value `16'h1234`. What are the values and widths of the following expressions?

16
0000 0001 0010 0011 0100
5 4 3 2 1 0

`n[15:13]`

3'b000 → 3'h0

`!n`

1'b0

`~n[3:0]`

`n[3:0]`

width

4

value

4'b0100

~

4

4'b1011

`n >> 4`

`n >> 4`

width

16

16'h0123

`n + 1'b1`
↑

width

16

16'h1235

fff + 1

`n[7:0] - n[3:0]`

8 4

8

↓

8'h34


4'h4

↘

8'h30

$n \geq 16'h1234$

1'b1



16'hedcb
16'HEDCB

16'h1234

0001	0010	0011	0100
1111	1111	1111	1111
1110	1101	1100	1011
e	d	c	b

$(n \&\& (!n))$

1'b0

16'h1234 $\rightarrow$ 16'h1234

$n * (!n + 1'b1)$

16

1'b0

16 bits

1'b1 + 1'b1

↑
↑

2'b10
2'b0 + 2'b10

2'b0 + (1'b1 + 1'b1)

2 + 1
2

Exercise 12: What are the width and value of the expression: 3?

16'd10 : 8'h20?

width 16

value 16'd10 $\equiv$ 16'h000a

If x has the value 0, what is the value of the expression: 0/x?

1'b1 : 1'b0?

↑
T

↑
F



1'b0

If x has the value -1?


1'b1

Exercise 13: Draw the schematics corresponding to:


$$y = a ? \left\{ b ? s_1 : s_2 \right\} : \left\{ c ? s_3 : s_4 \right\};$$



$$y = \left(a ? s_1 : \left(b ? s_2 : \left(c ? s_3 : s_4 \right) \right) \right)$$




$$y = \left(a ? \left(b ? \left(c ? s_3 : s_4 \right) : s_2 \right) : s_1 \right);$$



Exercise 14:

```
// concatenation:
logic [3:0] x = { 2'b00, 2'b11 }; 1 dim, 4...0
// array literal
logic [0:1] [3:0] z = { 2'b11, 3'b101 }; 2 dim < 0..1
3..0
```

What are the dimensions and initial values of **x**, and **z** in the examples above?



Exercise 15: Write the truth table for a one-bit adder with carry. Define an array that implements this function. Write an expression that uses this array to find the sum and carry of logic signals **a** and **b**.



	a	b	sum	carry
0	0	0	0	0
1	0	1	1	0
2	1	0	1	0
3	1	1	0	1

$\text{logic } [0:3] [1:0] \text{ sum} = \{ 2'b00, 2'b10, 2'b10, 2'b01 \}$

$\text{sum} [\{ 1'b0, 1'b1 \}] [1'b1]$

0 0
0 1
1 0
1 1


Exercise 16:

```
assign y = a + 1 ;
```


Some software warns about truncation. How could you re-write the **assign** statement to avoid such a warning?

$y = a + 1'b1;$

Exercise 17: Write an `always_ff` statement that toggles (inverts) its output on each rising edge of the clock.



`always_ff @ (posedge clk)`
`q <= ! q;`



Identify the following in the diagram above: component names, component "instance names," component port names, module port names. Label the signal `t` in the schematic.

Exercise 19: Rewrite the `ex60` module using operators. Which version – "structural" or "behavioural" – is easier to understand?

```
module ex60 ( input logic x, y, z,
              output logic c );
```

```
    assign c = x & y & z;
endmodule
```

← easier to understand.