


Interfaces


Exercise 1:



Mark the clock edges where data is transferred.

data transferred here
(only when valid & ready
both asserted).

Exercise 2:



The diagram above shows a transfer over an SPI bus. How many bits of data are transferred? What is the value, in decimal, of the data transferred from the master to the slave? From the slave to the master?

8 bits transferred (8 rising edges of SCLK while SS* asserted).


MOSI: (to slave)

$$8'b11000100 = 8'd196$$

MISO: (to master)

$$8'b01001011 = 8'd75$$

Exercise 3:



Based on the diagram above, write a state transition table for an SPI interface controller that transfers four bits at a time. Include an idle state. In which states are SCLK and SS asserted?

State	SCLK	SS-n
0000		
0001		
;		
;		
1000		

```

logic state [3:0];
assign SCLK = !state[0];
assign SS_n = state == 0;
assign load = valid;
assign shift = state == 2
             || state == 4 || ... ;

assign ready = SS_n;

always @*(posedge ck)
state <= reset? '0 :
read & valid? 1 :
state == 8 ? 0 :
state + 1 ;
    
```