State Machines

Exercise 1: Modify the diagram so the state machine counts to 11 and stops. Add a down input that cause the values to count down.



Exercise 2: Show the state transition diagram and table for a 2-bit counter with reset, enable, and down inputs. Reset should have priority. Write the Verilog.







ς×ά

હ

alway ff
$$\mathscr{C}(posedge dk)$$

state $\langle = reset 7z'boo:$
lenable ?=tate:
 $sble == 2'bol & k & !down ? 2'bol: Combined
 $state == 2'bol & k & down ? 2'bol: Combined
 $state == 2'bol & k & down ? 2'bol: State == 2'bol & k & down ? 2'blo: State == 2'blo & k & down ? 2'blo & k & down & k & d$$$

$$\frac{dir}{dr} = state = 2'bi0 ||$$

state = 2'b11;



 \mathcal{D}

X









Exercise 3: What value of N yould result in a 20 ms delay if the clock frequency is 50 MHz? How many bits are needed for this timer's register?

 $N = ? \quad NT = \frac{20 \times 10^{-3}}{50 \times 10^{6}} = \frac{1}{.05 \times 10^{9}} = 20 \times 10^{-9} = 20 \text{ MS}.$ $T = \frac{1}{f} = \frac{1}{50 \times 10^{6}} = \frac{1}{.05 \times 10^{9}} = 1 \times 10^{6}$ $N = \frac{NT}{T} = \frac{20 \times 10^{-3}}{20 \times 10^{-9}} = 1 \times 10^{6}$ $2^{2 \times 10} = 1024 + 1024 = 2^{\infty} \approx 10^{6}$ $\log_{2} 2^{n} > \log_{2} 10^{6}$ $N = \frac{19.9 \dots}{1024} = 20^{10} \approx 10^{2}$

Exercise 4: Assume the timer above is reset to N - 1 each time it reaches 0. For how long is the register value 0? What are the period and frequency of a signal that is inverted each time the count reaches 0?



Exercise 5: How many bits are need to be to detect a state when a binary encoding is used? With a one-hot encoding?



Exercise 6: If we used 8-bits of state information, how many states could be represented? What if we used 8 bits of state but used a "one-hot" encoding?