

Programmable Logic Applications and Architectures

Exercise 1: Would you use hardware or software to implement:
 A new calculator? A digital watch? A controller for a kitchen appliance? An Ethernet interface? For Cryptocurrency "mining"? For an aircraft's automated landing system?


	calculator	watch	appliance	ethernet if	"mining"	aircraft landing system
S/W	✓ ✓ ? ✓	X X X X	✓ ✓			✓
h/w	X X ✓ X	X X ✓ X	?	✓ ✓	✓ ✓	✓

Exercise 2: What improvement in number of transistors per unit area would be achieved by reducing the feature size from 7 nm to 5 nm? Approximately how many 5x5 mm die fit on a 300 mm wafer? How many 200x200 nm gates fit on the die?


$$7 \text{ nm} \rightarrow \text{area} \quad 7 \begin{array}{|c|} \hline 7 \\ \hline \square \\ \hline \end{array} = 49 \text{ sq nm.}$$

$$5 \text{ nm} \rightarrow \quad 5 \begin{array}{|c|} \hline 5 \\ \hline \square \\ \hline \end{array} = 25 \text{ sq nm.}$$

transistors/area = $\frac{1}{49}$ vs $\frac{1}{25} \approx 2 \times$ increase in #/area.



$$\approx \frac{2\pi r^2}{5 \times 5} = 5600 \text{ die}$$



Exercise 3: Would you use a PLD or ASIC for: A project that had to be completed within a month? That would be expected to sell 100 million units? Whose complete requirements aren't known? A state-of-the-art general-purpose CPU?

- 1 month TTM: FPGA
- 100 million volume: ASIC
- uncertain requirements: FPGA
- high performance: ASIC.