

Analog Interfaces


Exercise 1: Draw a sine wave and indicate two sets of sampling points at twice the frequency of the sine wave: one that demonstrates aliasing and one that does not. Is it sufficient to sample at twice the highest frequency of the analog signal?



Exercise 2: What minimum sampling rate would be required to digitize a 10 kHz square wave if you wanted to include frequency components up to the 7'th harmonic (at 70 kHz)?



Exercise 3: A signal with range of ± 3 V must be quantized so that the quantization error is less than 1 mV. What minimum number of bits of resolution is required?



Exercise 4: A signal-to-noise power ratio of about 48 dB is considered "good enough" for speech communication. Approximately how many bits per sample are required to obtain this quantization SNR?

This per sample are required to obtain this quantization


25 50 my we can use the quant. SNR formula

(or sinculars)


SNR
$$\approx 2 + 6n$$
 (dB)

 $\frac{1}{2} + 6n = 7.6$
 $\frac{1}{6} = 7.6$
 $\frac{1}{6} = 86i+5$

Exercise 5: When quantizing a full-scale sine wave, what quantization SNR would be achieved with a resolution of 12 bits? What if the signal's voltage range was only half of the full-scale range?



if use only half the variety (1 bit less resolution). Q SNR = 1.76.6-11 - 67.76.




chay in
$$S = 10 \log \left(\frac{S_z}{S_1} \right)$$

$$= 10 \log \left(\frac{(V, J_z)^2}{V_1^2} \right)$$


$$= 20 \log \left(\frac{1}{Z} \right)$$

$$= -6 dB.$$




Assume V_1 is set to V_{ref} and all other inputs are zero (grounded). Find the Thevenim resistance (resistance to ground at V_{out} with all V shorted) and voltage (V with V - V)

Rey M-



Exercise 7: You are using a PWM DAC to convert a 200 VDC supply to a 48 VDC output. The switching frequency is 25 kHz. What is the duration of each PWM pulse?



Exercise 8: You are designing a PWM DAC and need resolution of 1 mV with a full-scale output of 12 V. How many bits of resolution are required? The pulse frequency is 10 kHz. What is the clock frequency?

resolution =
$$1mV$$

resolution = $1mV$

resolution = n bits

steps = $12,000$

need $\log_2 (2000)$ bits


 $N = 13.5 - (0se 14 bits)$

13.55074679


Exercise 9: Rank the different DACs described above in terms of sampling rate relative to clock rate and complexity relative to resolution.

	elocks/output	Complexity
binon weighted (R-ZR) PW M	2 n	n resistors/bit.
$\sum \triangle$	<2 °	€maller.


Exercise 10:




Draw a diagram showing the voltage ranges, the comparator outputs and the binary output for the 4-bit flash ADC above.



Exercise 11: A SAR ADC using a 4-bit DAC with a full-scale range of 0 to 7.5 V digitizes a 5.25 V signal. What voltages will the DAC output?



1010



check vits: For A of S H: V

Exercise 13: Rank the different ADCs described above in terms of sampling rate relative to clock rate and complexity relative to resolution.

	dock cyde/somple	can plexity
flosh	1	2º comporation
SAR	N	M-PIT DAC
Z·D	100 (dependo)	1 comparator
dual-slope	2 "	1 comporator