


Introduction to Digital Design with Verilog HDL


Exercise 1: What changes would result in a 3-input OR gate?

```
module or3 (  
    input logic a, b, c,  
    output logic y ) ;  
  
    assign y = a | b | c ;  
  
endmodule
```

Exercise 2: What schematic would you expect if the statement was `assign y = (a ^ b) | c ;`?



Exercise 3: If the signal `i` is declared as `logic [2:0] i;`, what is the 'width' of `i`?



If `i` has the value 6 (decimal), what is the value of `i[2]`?

$$i[2] \equiv 1$$

$$\begin{matrix} [3:0] \\ [4:1] \end{matrix}$$

Of `i[0]`?

$$i[0] \equiv 0$$

Exercise 4: What are the widths and values, in decimal, of the following:

4'b1001?	4	9
5'd3?	5	3
6'h0_a?	6	10
3?	32	3

Exercise 5: What are the values of the following expressions:

\downarrow
!4'b010? \rightarrow 0

~4'b010? \rightarrow 1101


!4'b0001? \equiv !0001 \equiv 0101 = 1

^4'b1001? \equiv ^1001 \equiv 1001 = 0

&4'b1111? \equiv 1 & 1 & 1 & 1 \rightarrow 1

&4'b1110? \equiv 1 & 1 & 1 & 0 \rightarrow 0

Exercise 6: Use slicing and concatenation to compute the byte-swapped value of an array `n` declared as `logic [15:0] n`.



`n[15:8]`
`n[7:0]` `{n[7:0], n[15:8]}`


Exercise 7: If n has the value $16'h1234$, what is the value and width of:

$$16'h1234 \equiv 16'b \underbrace{0001\ 0010\ 0011\ 0100}_{1111}$$

$8'h34$ $8'h12$ $4'hf$
 $\{n[7:0], n[15:8], 4'b1111\}$?

$20'h\ 3412f$

Exercise 8: Use concatenation to shift n left by two bits.




Exercise 9: Use concatenation to assign the high-order byte of n to a and the low-order byte to b .

```

[ logic [7:0] a, b;
  logic [15:0] n;

```



assign $a = n[15:8];$ \equiv assign $\{ a, b \} = n;$
 assign $b = n[7:0];$ (or $\{ n[15:8], n[7:0] \}$)

Exercise 10: What are the width and value of $\{ \{ 3 \{ 2' b 10 \} \}, 2' b 11 \}$?

$$\{ 3 \{ 2' b 10 \} \} = 6' b 101010$$

$$\{ \{ 3 \{ 2' b 10 \} \}, 2' b 11 \} = 8' b 10101011$$

Exercise 11: An array declared as `logic [15:0] n;` and has the value `16'h1234`. What are the values and widths of the following expressions?

<code>n[15:13]</code>	<code>16'h 1234</code>
<code>3'b 000</code>	<code>16'b 0001 0010 0011 0100</code>
<code>1'b 0</code>	<code>16'b 1111 1111 1111 1111</code>
<code>1'b 0</code>	<code>11'b 1101101</code>

`!n` → `1'b 0`

`0` → `F` ←
~~`1`~~ → `T` ←

`4'b 0100`
 $\sim n[3:0]$ → `4'b 0100` → `4'b 1011`

`16'h 1234` >> 4 → `16'h 123`
 or `16'h 0123`

`n + 1'b 1` → `16'h 1235`

$\frac{n[7:0]}{8'h 34} - \frac{n[3:0]}{4'h 4}$

`8'h 30`

$$\begin{array}{l} n \geq 16'h1234 \\ \uparrow \\ 1'b1 \end{array}$$



$$\begin{array}{l} n \wedge 1 \equiv \sim n \\ 16'h1234 \wedge 16'hffff \downarrow \\ 16'b1110110111001011 \end{array}$$

$$\begin{array}{l} n \&\& !n \\ \downarrow \\ 16'h1234 \&\& 1'b0 \\ 1'b0 \end{array}$$

$$\begin{array}{l} \& 1 \wedge \rightarrow \\ \& 11 \rightarrow \end{array}$$

$$\begin{array}{l} n * (!n + 1'b1) \\ \underbrace{1'b0 + 1'b1} \\ 16'h1234 * 1'b1 \\ 16'h1234 \end{array}$$

Exercise 12: What are the width and value of the expression: 3 ?

$$\boxed{16'd10} : \underline{8'h20}$$

$$16'd10 \equiv 16'ha$$

If x has the value 0, what is the value of the expression: x ?

$$\underline{1'b1} : \underline{1'b0} ?$$


$$1'b0$$

If x has the value -1?


$$\begin{array}{l} -1 ? \underline{1'b1} : \underline{1'b0} \\ 1'b1 \end{array}$$

Exercise 13: Draw the schematics corresponding to:

```
y = a ? ( b ? s1 : s2 ) : ( c ? s3 : s4 );
```



```
y = a ? s1 : b ? s2 : c ? s3 : s4;
```




Exercise 14:

```
assign y = a + 1 ;
```

Some software warns about truncation. How could you re-write the **assign** statement to avoid such a warning?

```
assign y = a + 1'b1 ;
```

Exercise 15: Write an **always_ff** statement that toggles (inverts) its output on each rising edge of the clock.



```
~ 0 -> 1
! 0 -> 1
```

```
always_ff @(posedge clk)
    q <= ~q ;
```