## Solutions to Final Exam

There were two versions of each question. The values and the answers for both versions are given below.
Revision 2: Corrected size of $n$ in solution to Question 1 and order of answers in Question 2.

## Question 1

Write a Verilog module corresponding to the schematic shown below. The module name is sdiv (or adiv). Include the module declaration and any additional required signal declarations. The diagram below follows the course guidelines for schematics. Follow the course coding conventions but omit comments.


## Answers

module adiv
( input logic clock, reset, output logic n [15:0] ) ;
logic [15:0] c ;
always_ff @(posedge clock) c <= reset ? 16'h4000 : c-16'h100 ;
always_ff @(posedge clock)
n <= reset ? ' 0 : $\mathrm{n}+1$;
endmodule
The second version has the same answer but with a module name of adiv.

## Question 2

Fill the table below with the value of each expression as a Verilog numeric literal including the correct width and the correct value in hexadecimal base. Assume the following declarations:

```
logic [7:0] x ;
logic [3:0] y ;
```

and that $\mathbf{x}$ has the value 8 ' hb6 (or 8 'h39) and that $y$ has the value 4'b1100. The first row has been filled in as an example.

| expression | value |
| :---: | :---: |
| $x[3: 0]$ | $4^{\prime} h 6$ (or <br> $\left.4^{\prime} h 9\right)$ |
| $x[7: 4]^{\wedge} y$ |  |
| $\{y, x[7: 4]\}$ |  |
| $x \ll(y \gg 2)$ |  |
| ${ }^{\wedge} x ? 1 ' b 1: 2^{\prime} d 2$ |  |
| $x+(y>=9)$ |  |

## Answers

For $\mathbf{x}$ having value 8 ' hb6:

| expression | value |
| :---: | :---: |
| x[3:0] | 4' h6 |
| $x[7: 4]{ }^{\wedge} \mathrm{y}$ | 4'h7 |
| \{ $\mathrm{y}, \mathrm{x}[7: 4]\}$ | 8 ' hcb |
| $\mathrm{x} \ll$ ( y >> 2 ) | 8 ' hb0 |
| ${ }^{\wedge} \mathrm{x}$ ? 1 'b1 : 2 'd2 | 2'h1 |
| $x+(y>=9)$ | 8 ' hb7 |

For $\mathbf{x}$ having value 8 ' h 39 :

| expression | value |
| :---: | :---: |
| x[3:0] | 4'h9 |
| $x[7: 4]{ }^{\wedge} \mathrm{y}$ | 4'hf |
| $\{\mathrm{y}, \mathrm{x}[7: 4]\}$ | 8' hc3 |
| $x \ll(y \gg 2)$ | 8' hc8 |
| ${ }^{\wedge} \mathrm{x}$ ? $\mathbf{1}^{\prime} \mathrm{b} 1$ : 2 'd2 | 2'h2 |
| $x+(y>=9)$ | 8'h3a |

## Question 3

A synchronous digital logic circuit operates with a clock rate of 300 MHz . The worst-case propagation delay through any combinational logic path is 2 ns . If the registers in this circuit have a clock-to-output delay of 0.5 ns and a minimum required setup time of 1 ns (or 0.5 ns ), will this circuit operate reliably?

## Answers

The clock period is $T_{\text {clock }}=1 / 300 \mathrm{MHz}=3.33 \mathrm{~ns}$
The available setup time is computed as:

$$
\begin{aligned}
t_{\mathrm{SU}}(\text { avail }) & =T_{\mathrm{clock}}-t_{\mathrm{CO}}(\max )-t_{\mathrm{PD}}(\max ) \\
& =3.33-0.5-2 \\
& =0.833 \mathrm{~ns}
\end{aligned}
$$

For a required setup time of 1 ns :

$$
\begin{aligned}
\text { slack } & =t_{\mathrm{SU}}(\text { avail })-t_{\mathrm{Su}}(\text { required }) \\
& =0.833 \mathrm{~ns}-1 \mathrm{~ns} \\
& =-0.167 \mathrm{~ns}
\end{aligned}
$$

Since the slack is negative, the circuit may exhibit metastable behaviour and no, the circuit may not operate reliably or, for a required setup time of 0.5 ns :

$$
\begin{aligned}
\text { slack } & =0.833 \mathrm{~ns}-0.5 \mathrm{~ns} \\
& =0.333 \mathrm{~ns}
\end{aligned}
$$

Since the slack is positive, the circuit should not exhibit metastable behaviour and yes, the circuit should operate reliably.

A state machine has two inputs named $\mathbf{a}$ and $\mathbf{b}$, $a$ reset input named reset, and a clock input named clk. It has no outputs. The state transition diagram is shown below. The diagram follows the course guidelines for state transition diagrams.

or:


Write a Verilog module named quad that implements this state machine. Use the state encodings shown in the diagram. Include the module declaration and any additional required signal declarations. Follow the course coding conventions but omit comments.

## Answers

```
module quad
    ( input logic a, b, reset, clk ) ;
    logic [3:0] state ;
    always_ff @(posedge clk)
        state <= reset ? 4'b0001 :
                state == 4'b0001 \&\& a \&\& ! b ? 4'b0010 :
                    state \(==4\) 'b0010 \&\& !a \&\& b ? 4'b0100 :
                state \(==4^{\prime} \mathrm{b} 0100\) \&\& \(a \& \&!b\) ? 4'b1000 :
                state == 4'b1000 \&\& !a \&\& b ? 4'b0001 :
                        state ;
```

endmodule
or:
module quad
( input logic a, b, reset, clk ) ;
logic [1: 0 ] state ;
always_ff @(posedge clk) state <= reset ? 2'b00 :
state $==2^{\prime} \mathrm{b} 00$ \&\& $a \boldsymbol{\&} \&!\mathrm{b}$ ? 2'b01 : state $==2^{\prime} \mathrm{b} 01$ \&\& !a \&\& $\mathbf{b}$ ? $2^{\prime} \mathrm{b} 10$ : state $==2^{\prime}$ b10 \&\& a \&\& ! b ? 2'b11 :

```
state == 2'b11 && !a && b ? 2'b00 :
state ;
```


## Question 5

An IC has the following logic level specifications:

| Table 5-5. 3.3-V LVTTL Specifications |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Minimum | Maximum | Unit |
| $\mathrm{V}_{\text {CCIO }}$ | l/O supply <br> voltage |  | 3.0 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{HH}}$ | High-level input <br> voltage |  | 1.7 | 4.0 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input <br> voltage |  | -0.5 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | High-level output <br> voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}(1)$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Low-level output <br> voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}(1)$ |  | 0.45 | V |

(a) What is the noise margin for a high logic level?
(b) What is the noise margin for a low logic level?

## Answers

- For the high logic level the noise margin is:

$$
\mathrm{V}_{\mathrm{OH}(\min )}-\mathrm{V}_{\mathrm{IH}(\min )}=2.4-1.7=0.7 \mathrm{~V}
$$

- For the low logic level the noise margin is:
$\mathrm{V}_{\mathrm{IL}(\max )}-\mathrm{V}_{\mathrm{OL}(\max )}=0.8-0.45=0.35 \mathrm{~V}$


## Question 6

How many bits of resolution would be needed to obtain a maximum quantization error of 1 mV for a DAC with an output range of -1 V to 1 V ?

## Answers

If the maximum quantization error is 1 mV then the difference between quantization levels is twice this, 2 mV .

If the range is $1--1=2 \mathrm{~V}$, then the minimum numbers of steps is $\log _{2}(2 / 0.002)=\log _{2}(1000)=9.96$ so 10 bits of resolution are needed.

## Question 7

A Verilog module has an input declared as input logic pulse_n. If the input pulse_n is at a low logic level, what is value of the expression: pulse_n ? 1 : 0?

Answers
pulse_n is an active-low input. The value of an input is 1 if high and 0 if low. The value of the expression pulse_n ? $1: 0$ is the same as 1 'b0 ? $1: 0$ which is 0 (or $32^{\prime} \mathrm{d} 0$ ).

## Question 8

What are the numerical value(s) of the data transferred over a valid/ready interface by the waveforms shown below? Your answer should be a sequence of zero or more numbers that appear in the data waveform.

or:


## Answers

Data is transferred when both valid and ready are asserted. This happens when the data has values 4,9 (or 3,2).

## Question 9

When a digital circuit operates at 300 MHz it consumes 1 W (or 100 mW ). What average power would it consume if it operates half of the time at 300 MHz and half of the time at 1 MHz ?

## Answers

The power consumption at a clock frequency of 1 MHz will be:

$$
\begin{aligned}
P_{2} & =P_{1} \cdot \frac{f_{2}}{f_{1}} \\
& =1 \mathrm{~W} \cdot \frac{1 \mathrm{MHz}}{300 \mathrm{MHz}} \\
& =3.33 \mathrm{~mW}
\end{aligned}
$$

The average of the power consumption at the two frequencies is $0.5 \times 1 \mathrm{~W}+0.5 \times 0.00333 \mathrm{~W} \approx$ 501.7 mW .

If the power at 300 MHz is 100 mW then the average power will be 10 times less, 50.2 mW .

## Question 10

For each term in the left column write the number of the most appropriate match in the right column. There is only one best match for each term. No marks will be deducted for wrong answers.

| ESD |  |
| :---: | :--- |
| BGA |  |
| tri-state |  |
| Moore's Law |  |
| ASIC |  |
| NRE |  |


| (1) design cost | (1) design cost |
| :--- | :--- |
| (2) custom IC | (2) IC complexity |
| (3) open-drain | (3) custom IC |
| (4) failure cause | (4) failure cause |
| (5) package | (5) open-drain |
| (6) IC complexity | (6) package |

Answers

| ESD | failure cause | 4 | 4 |
| ---: | :--- | :--- | :--- |
| BGA | package | 5 | 6 |
| tri-state | open-drain | 3 | 5 |
| Moore's Law | IC complexity | 6 | 2 |
| ASIC | custom IC | 2 | 3 |
| NRE | design cost | 1 | 1 |

Note: A tri-state output is different than an opendrain output but both are technologies used to implement bidirectional signals.

