## Programmable Logic Applications and Architectures

Exercise 1: What improvement in number of transistors per unit area would be achieved by reducing the transistor dimensions from 7 nm to 5 nm ? Approximately how many $5 \times 5 \mathrm{~mm}$ die fit on a 300 mm wafer? How many $200 \times 200 \mathrm{~nm}$ gates fit on the die?

Exercise 2: Would you use hardware or software to implement: A calculator? A controller for kitchen appliance? An Ethernet interface? To do Cryptocurrency "mining"?

Exercise 3: Would you use a PLD or ASIC for: A project that had to be completed within a month? That would be expected to sell 100 million units? Whose complete requirements aren't known? A state-of-the-art general-purpose CPU?

