Programmable Logic Applications and Architectures

Exercise 1: What improvement in number of transistors per unit area would be achieved by reducing the transistor dimensions from 7 nm to 5 nm? Approximately how many 5x5 mm die fit on a 300 mm wafer? How many 200x200 nm gates fit on the die?

7nm 5 wəfer

7nm 5 wəfer

49 nm² > 25 nm² reduced area to
$$\frac{25}{47} \approx 50\%$$

€ 300mm -

2

$$\pi \left(\frac{300 \text{ mm}}{2}\right)^2 = \frac{70,000 \text{ mm}^2}{.5 \times 5 \text{ mm}^2} \approx 3600 \text{ die}$$

Exercise 2: Would you use hardware or software to implement: A calculator? A controller for kitchen appliance? An Ethernet interface? To do Cryptocurrency "mining"?

	operations	time allowed	ops/second.	con do in software?
microware over	160	15.	(O O	Y
calculator	1600	0.\ S.	(°,666.	7
etuenet iff	10	1 x 10 - 9 S	(0)	N
MIVIN				Ν

Exercise 3: Would you use a PLD or ASIC for: A project that had to be completed within a month? That would be expected to sell 100 million units? Whose complete requirements aren't known? A state-of-the-art general-purpose CPU?

withing a month	PLD
Sell 160 million	\$1x106 100x166 ASIC
UNKNOWN req.	PLD
CPU	A51 C