


Interfaces

Exercise 1:




The diagram above shows a transfer over an SPI bus. How many bits of data are transferred? What is the value, in decimal, of the data transferred from the master to the slave? From the slave to the master?

8 bits transferred (8 rising edges while \overline{SS} asserted)

MOSI 11000100 \rightarrow 196₁₀

MISO 01001011 \rightarrow 75₁₀



Exercise 2

Based on the diagram above, write a state transition table for an SPI interface controller that transfers four bits at a time. Include an idle state. In which states are SCLK and SS asserted?

state	inputs		next state
	reset	valid	
X	1	X	0 (idle)
0	0	1	1
8	X	X	0
n(≠0)	0	X	n+1

asserted
SCLK: in states
2, 4, 6, 8

asserted
 \overline{SS} : in states
1-8