
Interfaces

Exercise 1:




MOSI/MISO Sampled at vising edge of SCLK
time increases
lefto vight

The diagram above shows a transfer over an SPI bus. How many bits of data are transferred? What is the value, in decimal, of the data transferred from the master to the slave? From the slave to the master?

8 6Hs transferred (8 rising edges with = s asserted)

MOS(1100 0100 -> 1960

MISO 0100 (01) -> 750



Exercise 2

Based on the diagram above, write a state transition table for an SPI interface controller that transfers fo<u>ur</u> bits at a time. Include an idle

state. In which states are SCLK and SS asserted?

state	in puts		next state	
× 0 8	resit) O X	× × ×	O (idle)	

asserted SCLK: in states 2,4,68

asserted \$5: in states 1-8