Simulation

Exercise 1:

- 1. typical inputs, 4, 7, 252. minimum and maximum valid inputs, 0, $2^{15}-1$
- 3. invalid inputs, and --
- 1237 4. randomly-chosen values.

Give examples of appropriate test inputs for each of the above categories if you were testing a circuit that computed the square root of a 16-bit signed number.

Exercise 2: What's the difference between wait(x) y='1; and @(x) y='1;?

Exercise 3: How could you:

- (a) terminate the simulation if a test vector failed?
- (b) change the clock frequency to 10 MHz?
- (c) print each test vector as it's read?
- (d) assert the reset input for two clock cycles?

```
// wait for error or end of file
      wait (n < 0) $stop() ;</pre>
                                    (b) #50ns
   end
                    (2x500ns period)
   // 1 MHz clock
   always #0(.5us) clk = ~clk ;
   // check outputs and change inputs on
                                                        // each falling clock edge
   always @(negedge clk) begin
      if ( out != out_ ) begin
      $display("Error: %d %d %d", in, out, out
n = $fscanf(fd, "%d, %d, %d", reset, in, out_);
   end
                       5 Dlay
endmodule
                 ( L )
                                                                              L
          2.1
       0,3.4
       0.4.4
       0.5.<del>8</del>9
       1.7.0
```