More Verilog
Exercise 1: Is a signal named overload active-high or active-low? Is there an overload if this signal is high? What if the signal was named overload? overlord


$$
H \rightarrow \text { false }
$$

$$
\text { "overload" is false } \rightarrow \text { wo overlord. }
$$

overload
active -high
$H \rightarrow$ true
1/aulrad. is the $\rightarrow$ yes, suctood.

Exercise 2: Come up with active-high and an active-low names for a signal that is at 3 V when a door is open and 0 V when the door is closed.

$$
\begin{aligned}
& \text { open } \rightarrow \text { active high } \\
& \text { closed } \rightarrow \text { active low }
\end{aligned}
$$

Exercise 3: If $\overline{\mathrm{D}}$ is a word and $\overline{\mathrm{D} 0}$ is low, is the word an even or odd number?
forbits in $\bar{D}$

$$
\begin{aligned}
& L=1 \\
& H=0
\end{aligned}
$$

$$
\begin{aligned}
& (\text { ls. bit is low } \equiv \Lambda) \text {. odd } \\
& D_{0} \equiv D[0]=\text { L.s. bit .g } D .
\end{aligned}
$$

Sour hor means active-low not complement).


## Exercise 5:

## module sr3bytes

(
input logic [7:0] newest, output logic [7:0] oldest, input logic clock
) ;


Identify the module instantiation statements in the code above. For each one, what is the instantiated module's name? The instance name?

Exercise 6: What are the values of the following expressions: |4' b0001,


## Exercise 7:

```
// concatenation:
    logic [3:0] \(x=\left\{2^{\prime} b 00,2^{\prime} b 11\right\} ; X\) is \(4^{\prime} b 0011\)
// array literal:
    logic [3:0] \(x[2]=\) ' \(\left\{4^{\prime} b 0011,4^{\prime} \mathrm{b} 1010\right\} ; x[0]\) is \(4^{\prime} b 0011, x[1]\) is \(4^{\prime} b 1010\)
// replication within literal:
    logic [3:0] \(\times[2]=\) ' \(\{2\{2\) 'b00, 2'b11 \}\};
```

What are the initial values of $x$ in the examples above?

```
should be '{2{ {2'b00,2'b11} }}
initial value of x[0] and x[1] is 4'b0011
```

