


## Introduction to Digital Design with Verilog HDL

**Exercise 1:** What changes would result in a 3-input OR gate?

```
module ex1 ( input logic a, b, c,  
             output logic y ) ;  
             a | b | c ;  
    assign y = a & b ;  
             assign y = a | b | c ;  
endmodule
```

**Exercise 2:** What schematic would you expect if the statement was  
`assign y = ( a ^ b ) | c ;`?




$\wedge = \text{XOR}$

$| = \text{OR}$

**Exercise 3:** What are the lengths and values, in decimal, of the following: 4'b1001, 5'd3, 6'h0\_a, 3?

	length	value
4'b1001	4	9
5'd3	5	3
6'h0_a	6	10
3	32	3

**Exercise 4:** If the signal  $i$  is declared as `logic [2:0] i;`, what is the 'width' of  $i$ ? If  $i$  has the value 6 (decimal), what is the value of  $i[2]$ ? Of  $i[0]$ ?



**Exercise 5:** An array declared as `logic [15:0] n;` and has the value `16'h1234`.

What are the values and lengths of the following expressions?

$n[15:13]$       `3'b000`

$!n$               `1'b0`

$\sim n[3:0]$         `4'b1011`

$n \gg 4$             `16'b0000000100100100011000` or `16'h0123`

$n + 1'b1$         `16'h1235`

$n[7:0] - n[3:0]$       `8'(8'h34 - 4'h4) ⇒ 8'h30`

$n \geq 16'h1234$       `1'b1`

$n \sim \sim n$             `16'h1234`

<code>0001</code>	<code>0010</code>	<code>0011</code>	<code>0100</code>	$n$
<code>1110</code>	<code>1101</code>	<code>1100</code>	<code>1011</code>	$\sim n$
<hr/>				
<code>1111</code>	<code>1111</code>	<code>1111</code>	<code>1111</code>	

`16'h ffff`

$\rightarrow n \&\& !n$       `16'h1234 &\& 1'b0 ⇒ 1'b0`

$n * (!n + 1'b1)$

$\begin{matrix} \textcircled{3} & \textcircled{0} & \textcircled{2} \end{matrix}$

`1'b0 + 1'b1 ⇒ 1'b1`

`1'b1 * 16'h1234 ⇒ 16'h1234`

`!0 ⇒ 1'b1`

`!1 ⇒ 1'b0`

`4'h4`

`3:0`

`0011 0100`


`7:0 ⇒ 8'h34`

**Exercise 6:** What is the value of the expression  $3 ? 10 : 20$ ? Of the expression  $x ? 1 : 0$  if  $x$  has the value 0? If  $x$  has the value -1?

$$\underline{3} ? \underline{10} : \underline{20} \Rightarrow 32'd10$$


$$x ? 1 : 0 \quad \text{if } x == 0 \Rightarrow 0$$

$$\quad \quad \quad \text{if } x == -1 \Rightarrow 1$$




**Exercise 7:** Draw the schematics corresponding to:

$$\text{assign } y = a ? s1 : b ? s2 : c ? s3 : s4;$$



$$y = a ? ( b ? s1 : s2 ) : ( c ? s3 : s4 );$$




$$\{n[15:8], n[7:0]\} \Rightarrow n$$

**Exercise 8:** Use slicing and concatenation to compute the byte-swapped value of an array  $n$  declared as logic  $[15:0] n$ .

$$\{n[7:0], n[15:8]\}$$



$$\{x, y, a\}$$



$$\{n[7:0], n[15:8]\} \Rightarrow$$

e.g. if  $n = 16'h1234$   
 then  $\{n[7:0], n[15:8]\} \Rightarrow 16'h3412$   
 but  $\{n[15:8], n[7:0]\} \Rightarrow 16'h1234$


**Exercise 9:** If  $n$  has the value  $16'h1234$ , what is the value and length of  $\{n[7:0], n[15:8], 4'b1111\}$ ?

$$\{8'h34, 8'h12, 4'hf\} \Rightarrow \underline{\underline{20'h3412f}}$$


**Exercise 10:** Use concatenation to shift  $n$  left by two bits.

$$n = 16'h1234$$

$$\{n[13:0], 2'b00\}$$



**Exercise 11:** Use concatenation to assign the high-order byte of  $n$  to  $a$  and the low-order byte to  $b$ .




logic [7:0] a, b;

assign {a, b} = n;

$n = \{a, b\}$  also possible

**Exercise 12:**

assign y = a + 1'b1;





Some software warns about truncation. How could you re-write the assign statement to avoid such a warning?


**Exercise 13:** Write an always\_ff statement that toggles (inverts) its output on each rising edge of the clock.

input d                  output q

always\_ff @(posedge clk) q <= ~q ;



**Exercise 14:**



Identify the following in the diagram above: component names, component "instance names," component port names, module port names. Label the signal *t* in the schematic.

**Exercise 15:** Rewrite the ex60 module using operators. Which version – "structural" or "behavioural" – is easier to understand?

```
module ex60 ( input logic x, y, z,
              output logic c );
```

```
  logic t;
  ex1 ex1_1 ( x, y, t );
  ex1 ex1_2 ( z, t, c );
endmodule
```

```
assign c = a | b | c;
```


"structural"

"behavioural"

easier for computers  
to understand

easier for humans  
to understand

**Exercise 16:**



How would you specify the bit marked A in the diagram above?

$$w[1][6]$$

The bits marked B?

$$w[2][3:0]$$

The least-significant byte?

$$w[0][7:0]$$

**Exercise 17:** Define a Verilog lookup table named `isprime` that can be used to determine if a value between 0 and 7 is a prime number or not. The result should be 1 if the value is a prime or else 2. *Hint: The primes are 2, 3, 5 and 7.*

$$\text{logic } [0:7][1:0] \text{ isprime} = \{ 2, 2, 1, 1, 2, 1, 2, 1 \};$$