



1. A datasheet contains the following timing diagram. A and B are inputs, X and Y are outputs. List the letters corresponding to the timing requirements that your design must meet.



timing specifications
ending on an input:
a, c

2. You measure the following waveform using an oscilloscope. What are (a) the (10% to 90%) rise time of the signal, and (b) the positive pulse duration? Your answers must include units.



rise time (10 to 90%):
2 μs

pulse width (50% to 50%):
4 μs

3. A clock divider uses a counter that counts down from $N - 1$ to zero. The clock frequency used to update the counter is 20 MHz and the divided clock frequency is 400 kHz. What is N ?

4. A module is declared as: `module foo (logic [15:0] a, b, c);`

Three of these modules are instantiated as follows:


```
logic [15:0] a=1, b=2, c=3 ;
foo f0 ( .* ) ;
foo f1 ( .a(b), .b, .c(15'd4) ) ;
foo f2 ( .b(c), .a(15'd1), .* ) ;
```

What values (in decimal) will:

- (a) a have in module instance f0?
- (b) b have in module instance f1?
- (c) c have in module instance f2?


1 (all ports matched by name: .a(a))
2 (port name same as signal: .b(b))
3 (wildcard ⇒ .c(c))

1. A datasheet contains the following timing diagram. A and B are inputs, X and Y are outputs. List the letters corresponding to the timing requirements that your design must meet.



timing specifications ending on an input:
b, d

2. You measure the following waveform using an oscilloscope. What are (a) the (10% to 90%) rise time of the signal, and (b) the positive pulse duration? Your answers must include units.



rise time (10 to 90%):
2 μs
pulse width (50% to 50%):
4 μs

3. A clock divider uses a counter that counts down from $N - 1$ to zero. The clock frequency used to update the counter is 10 MHz and the divided clock frequency is 400 kHz. What is N ?

10 MHz period = 100 ns
400 kHz period = 2.5 μs

$$N = \frac{2500 \text{ ns}}{100 \text{ ns}} = 25 \text{ cycles.}$$

4. A module is declared as: `module foo (logic [15:0] a, b, c);`

Three of these modules are instantiated as follows:

```
logic [15:0] a=1, b=2, c=3 ;
foo f0 ( .* ) ;
foo f1 ( .a(b), .b, .c(15'd4) ) ;
foo f2 ( .b(c), .a(15'd1), .* ) ;
```

What values (in decimal) will:

- (a) c have in module instance f0? 3
(b) b have in module instance f1? 2
(c) a have in module instance f2? 1

(all ports matched by name: .c(c))
(port name same as signal: .b(b))
(expression ⇒ 15'd1)