Timing Analysis

Exercise 1: Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?



Exercise 2: For a particular circuit f_{clock} is 50 MHz, cO. is 2 ns (maximum), the worst-case (maximum) PD. in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what it the maximum clock frequency at which it will?

$$T_{cbc}ck = \frac{1}{f_{cbc}} = \frac{1}{50 \times 10^6} = 20 \text{ ns}$$

$$\frac{T_{Clock} = 20}{\underbrace{\frac{2}{5} + \frac{15}{5}} = \underbrace{\frac{3}{5}}_{tsu} (available)}$$

$$\frac{t_{CO}}{\underbrace{\frac{5}{5}}_{tsu}} \underbrace{\frac{5}{t_{su}}}_{tsu} (required)$$

$$\frac{sledcz}{5} = -2$$

$$\frac{t_{su}}{tsu} (reqd) \text{ not met.}$$



Exercise 3: What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps hele times and adder logic that has a 250 ps propagation delay?

$$f_{su}(avail) = T_{clocle} + f_D - t_{co}$$

clock to -output deloy

rlock

$$t_{ru} (reqd) = 200ps$$

$$t_{co} = 50ps$$

$$t_{co} = 50ps$$

$$t_{ru} (reqd) = 250$$

$$t_{pp} = 250$$

$$(reqd)$$

$$T_{cleckr}(rein) = t_{so} + t_{pp} + t_{eo}$$

$$= 200 + 250 + 50$$

$$= 500ps$$

$$f_{clockr}(rein) = \frac{1}{500ps} = 2 G + 12$$

Exercise 4: Which of the above would increase design time? Which would increase the unit costs? Which would lower quality?