


Timing Analysis

Exercise 1: Which of the specifications in the formula above decrease the available setup time as they increase? Which increase it?

T_{clock}	NO
t_{CO}	YES
t_{PD}	YES
t_{SU} (required)	YES


Exercise 2: For a particular circuit f_{clock} is 50 MHz, t_{CO} is 2 ns (maximum), the worst-case (maximum) t_{PD} in a circuit is 15 ns and the minimum setup time requirement is 5 ns. What is the setup time slack? Will this circuit operate reliably? If not, what is the maximum clock frequency at which it will?

$$T_{clock} = \frac{1}{f_{clock}} = \frac{1}{50 \times 10^6} = 20 \text{ ns}$$



$$\text{slack} = 3 - 5 = -2$$

$t_{SU}(\text{reqd})$ not met.




$$T_{\text{clock (min)}} = 2 + 15 + 5 = 22 \text{ ns}$$

$$f_{\text{max}} = 45.45 \text{ MHz}$$

Exercise 3: What is the maximum clock frequency for a counter using flip-flops with 200 ps setup times, 50 ps ~~hold times~~ and adder logic that has a 250 ps propagation delay?

clock-to-output delay




$$t_{\text{su (avail)}} = T_{\text{clock}} - t_{\text{PD}} - t_{\text{co}}$$

$$t_{\text{su (reqd)}} = 200 \text{ ps}$$

$$t_{\text{co}} = 50 \text{ ps}$$

$$t_{\text{PD}} = 250$$



$$T_{\text{clock (min)}} = t_{\text{su (reqd)}} + t_{\text{PD}} + t_{\text{co}}$$

$$= 200 + 250 + 50$$

$$= 500 \text{ ps}$$

$$f_{\text{clock (max)}} = \frac{1}{500 \text{ ps}} = 2 \text{ GHz}$$

Exercise 4: Which of the above would increase design time? Which would increase the unit costs? Which would lower quality?

time - redesign
cost - faster parts
quality - reduce f_{max} required.

