#### ELEX 2117 : Digital Techniques 2 2021 Fall Term

# Interfaces


Digital circuits are used to transfer data between devices. This lecture describes the operation and design of some common interfaces.

After this lecture you should be able to: classify an interface as serial or parallel, synchronous or asynchronous, uni- or bidirectional and explain the advantages of each; draw the schematic or write the Verilog for a synchronous serial transmitter or receiver; and extract the data transmitted over an SPI interface from the interface waveforms.


# **Parallel Interfaces**

#### **Example: SPI**

We've seen how data can be transferred between two flip-flops by connecting the Q output of one flip-flop to the D input of another and using a common clock:



If the two flip-flops are on different devices – whether two IC packages or two pieces of equipment – we can connect them this way to transfer data between them:




This is the simplest type of interface between two devices and can transfer any number of bits on the same clock edge.

An example is the 8-bit parallel printer port that was used by early personal computers. This interface used the falling edge of a **STROBE** signal as the clock and an active-high **BUSY** signal that indicated the printer was unable to accept another character.


# **Serial Interfaces**

The bits of a word can also be transferred over an interface sequentially (serially), typically one bit at a time, although other bit widths are also possible. Although serial interfaces are more complex, this is often more than offset by lower costs due to fewer IC pins, smaller connectors, less PCB area, and lower cost cables. The Serial Peripheral Interface (SPI) is a common serial interface between a microcontroller (typically the "master") and a peripheral IC (the "slave"). Applications include LCD controllers and SD cards.

The SPI interface has separate data in and data out lines (labelled MOSI and MISO), a clock signal (SCLK) and a (typically active-low) slave-select (SS) signal.




The following timing diagram shows the operation of the bus:




The data transfer begins when the master asserts  $\overline{SS}$ . On the following clock edges<sup>1</sup> one bit is transferred in each direction. Typically, multiples of 8 bits are transferred, most-significant bit first.  $\overline{SS}$  is deasserted when the transfer is done.

<sup>&</sup>lt;sup>1</sup>SPI interfaces can be configured so that the data and  $\overline{SS}$  change on either the rising or falling edge of SCLK.

**Exercise 1:** The diagram below shows a transfer over an SPI bus. How many bits of data are transferred and what is the decimal value of this data?



An SPI master interface could be implemented as shown below:




The controller is a state machine that sequences through 16 states, two for each bit (one for SCLK high and one for SCLK low).

There are two 8-bit parallel data signals (input and output) and two control signals: **ready**, set true when the interface can accept another byte and **valid** which is set true when another byte is available to be transmitted.

**Exercise 2:** Draw the state transition diagram for the controller, labelling the states with the bit number being transmitted/received. Include an idle state. In which states are  $t_{SCLK}$  and  $\overline{SS}$  asserted?

Note that **SCLK** is the clock signal for the interface, not for the interface's logic circuits.

A more common implementation would use the same shift register for transmitting the data; the shift register would be loaded with the data to be transmitted when valid was asserted and as the MISO bits were shifted in, the MOSI bits would be shifted out:



The slave SPI interface will also be implemented with a state machine that synchronises to the transmitter using  $\overline{SS}$ . Note that both master and slave must

be configured for the same bit order and for whether MOSI/MISO and SS\* change on the rising or falling edge of SCLK.


#### **Asynchronous Interfaces**

We can simplify the interface further by omitting the clock. This requires that the clock signal be regenerated at the receiver so that the bits can be sampled and shifted in at the correct time.


The receiver uses an internal clock running at approximately the same frequency as the transmitter. But it must periodically re-synchronize its clock with the transmitter clock to ensure the two clock's edges remain aligned. To do this the receiver looks for changes in the input data signal in-between its clock edges.

Accurate synchronization thus requires periodic changes in data signal level, even if the data is constant (e.g. all zero). There are various ways of ensuring this:


• Sending a pair of bits of opposite level inbetween words. An example is the "stop" and "start" bits used in "RS-232" asynchronous serial interface. In this interface a low level is used for a 1 and a high level for a 0:



• Encoding each bit as either a pair of H-L or L-H bits. An example is the ("Manchester" coding) as used by the 10 Mbps 10BASE-T Ethernet standard:




• Inserting an extra bit when long runs of the same polarity are detected such as the "bit stuffing" used by USB. In this protocol the bits are encoded differentially: a zero data bit is transmitted as a change in level, and a "one" bit as no change. A zero (level change) bit is inserted by the transmitter and removed by the receiver after 6 consecutive 1's:




Most asynchronous serial interfaces, including the three mentioned above, transmit the data bits leastsignificant bit (l.s.b.) first.

### **Bi-Directional Interfaces**

We can further reduce the number of conductors required by using the same ones to transmit data in both directions. One way is by using tri-state outputs that are alternately enabled so that only one side of the interface is configured as an output at any time:



this is the approach used by USB. Another is by using open-collector outputs so that multiple devices can pull the bus low in a "wired-OR" configuration:




as is used with  $I^2C$ :

Often, one device is a master and "polls" the slave. After the poll the master turns off its driver and the slave turns on its driver for the duration of the response. However, there are also interfaces (e.g. I<sup>2</sup>C, see below) where multiple devices can contend to become the bus master using an "arbitration" protocol.

### **Addressable Multipoint Interfaces**

Instead of using enable signals (e.g.  $\overline{SS}$ ) to enable specific devices, each device can be assigned its own address. A master can enable a specific device by sending the slave's address followed by the data. This requires a way to indicate the start and end of the data (framing). The Inter-IC Communications (I<sup>2</sup>C) protocol is an example. This bus allows IC's to be connected in parallel using only two signals: SDA (data) and SCL (clock), both of which use open-collector bidirectional buses. A 7-bit address is transmitted before the data to enable a specific device. I<sup>2</sup>C is often used for low-speed (100 kbps) peripherals such as temperature sensors and configuration memories.



#### **Device Descriptors**

Some interfaces support retrieval of "descriptors" – blocks of data that identify a device. For example, USB peripherals contain a descriptor that identifies the device type (e.g. a keyboard), the manufacturer and the model. This allows an operating system to configure the interface and load the appropriate device drivers.

#### **High-Speed Interfaces**

Different electrical standards are needed at higher speeds or longer distances (>100's of MHz and >10's of cm). Data is often transmitted as the voltage difference between two signals – "differential signalling". The lengths of the two conductors need to be the same. At high speeds the impedance of the transmitter and receiver need to be matched to the impedance of the transmission line to avoid reflections.

Lower voltages are often used to reduce power consumption.

Common examples of high-speed differential interfaces used in computers include LVDS (Low Voltage Differential Signalling) for internal LCD displays, HDMI and DisplayPort for external displays, PCIe for internal peripherals, and SATA for storage devices.

A SerDes (Serializer/De-Serializer) is the circuit within an IC that converts between serial and parallel formats. A SerDes often provides clock recovery, framing and error detection as well.

# **Example: USB**

Universal Serial Bus (USB) is a popular peripheral interface. It's an asynchronous bidirectional serial interface. Earlier versions ("USB 2.0") of the interface used four conductors: two for a differential, bidirectional data signal, one for ground, and one for power (+5 V). Each USB bus has a master that controls the bus by polling (although devices are not connected in parallel) and each device has a descriptor.