



Exercise 3: How would the output differ if enable_next was based on count rather than count_next?

it would be delayed by 1 clock period

Exercise 4: What is the duration of the sig_rising output?

1 clock period.

Exercise 5: How would you detect a falling edge?



Exercise 6: Draw the schematic of a synchronizer.



Exercise 7: What is the bounce duration in the waveform above?
What value of N would achieve a delay of ten times this with a 50 MHz clock?

≈ 1 ms.

10 ms with 20 ns clock period.

$$\frac{10 \text{ ms}}{20 \text{ ns}} = \frac{10 \times 10^{-3}}{20 \times 10^{-9}} = 0.5 \times 10^6$$

N = 500,000 clock cycles.