


## Implementation of Digital Logic Circuits

**Exercise 1:** Which transistors are on when the output is high? When it is low? In which direction does the output current flow in each case?



HIGH: ON: x  
OUT OFF: y

ON: x<sub>0</sub> AND x<sub>1</sub>  
OFF: y<sub>0</sub> AND y<sub>1</sub>

ON: x<sub>0</sub> OR x<sub>1</sub>  
OFF: y<sub>0</sub> OR y<sub>1</sub>

LOW: ON: y  
OUT OFF: x


ON: y<sub>0</sub> OR y<sub>1</sub>  
OFF: x<sub>0</sub> OR x<sub>1</sub>

ON: y<sub>0</sub> AND y<sub>1</sub>  
OFF: x<sub>0</sub> AND x<sub>1</sub>

**Exercise 2:** Which of these specifications does the manufacturer guarantee? Which are requirements?

guaranteed: outputs ( $V_{OL}$ ,  $V_{OH}$ )  
requirements: inputs ( $V_{IL}$ ,  $V_{IH}$ )

**Exercise 3:** A logic family has  $V_{OH}(\min) = 5\text{ V}$ ,  $V_{OL}(\max) = 0.5\text{ V}$ ,  $V_{IH}(\min) = 4\text{ V}$ ,  $V_{IL}(\max) = 1.5\text{ V}$ . What are the noise margins?




**Exercise 4:** All else being equal, by how much would we expect to decrease power consumption when reducing logic levels from 5V to 3.3V? What would be the effect on power consumption in reducing the clock frequency from 50 MHz to 1 MHz?

frequency: reduce power by  $\frac{1}{50} \times$  (increase by  $\frac{1}{50}$ )

voltage:  $\frac{3.3^2}{5^2} \approx \frac{10}{25} \approx 44\%$  of power at 5V.

**Exercise 5:** What are the active-state current and the RC time constant for a wired-or interrupt-request line using a 10kΩ resistor pulling up a circuit with 50 pF capacitance to 3.3V?



**Exercise 6:** How many square mm of PCB area does each package require? Which packages have their pins accessible when the package is placed on the PCB?

TQFP:  $22^2 \text{ mm}^2 \approx 400 \text{ mm}^2$  (pins accessible)  
 BGA:  $3.5^2 \approx 10 \text{ mm}^2$  (pins not accessible)