
Introduction to Digital Design with Verilog HDL


Exercise 1: What changes would result in a 3-input OR gate?

Exercise 2: What schematic would you expect if the statement was assign y = (a ^ b) | c ;?



Exercise 3: If the signal i is declared as logic [2:0] i;, what is the 'width' of i? If i has the value 6 (decimal), what is the value of i[2]? Of i[0]?

Exercise 4: Use slicing and concatenation to assign y the value of the byte x with its nybbles swapped.



Exercise 5: What is the value of the expression 3? 10: 20? Of the expression x? 1: 0 if x has the value 0? If x has the value -1?

3 IS NOW-ZEVO & thevefore true

3? 10: 20 has value of 10

3? 10: 20 has value of 10

4? 1:0 has value of 10


7? 1:9

X? 1:0 has value of if x is o

(0? 1:9)

X? 1:0 has value of if x is -1

Exercise 6: Draw the schematic corresponding to: y = a? (b? s1 : s2) : (c ? s3 : s4)



Exercise 7: Write a Verilog description of a 4-bit 3-to-1 multiplexer controlled by a 2-bit sel input? Label the inputs a (for sel=00) through c (for sel=10).

assign
$$y = 521 = 2^{1600}$$
? a:

$$sel = 2^{1600}$$
? b:

$$sel = 2^{1610}$$
? c: 2^{12} ?;

$$sel = 2^{1610}$$
 not defined in
the question.

Exercise 8: What are the sizes and values, in decimal, of the following: 4'b1001, 5'd3, 6'h0_a, 3?

| 4161001 | wiath 4 | Value 100/2 = 9,0 |
|---------|----------------------|----------------------|
| 5'd3 | 5 | 3,0 = 3 |
| 6'h0-a | 6 | $0 A_{16} = 10.8$ |
| 3 | 32 Jl de fault | 3, = 3 |