
Memory System Design


Exercise 1: Is t_{AW} a requirement or a guaranteed specification for

this memory? How about the t_{AA} ?

1 = E Ø Ø

Exercise 2: How many $4 \text{ k} \times 4$ memory IC's would be required to build a $16 \text{ k} \times 32$ memory? What is the width of the data bus? How many address bus bits would be required? What address values could be placed on the address bus? How many chip-select lines would be required?





data bus is 32 bits


4 bytes


need 2 bits to select


a tyte $\frac{2}{5} = 2^{10} \cdot 2^2 = 2^{12}$

16 k x 32 bits 16 k x 4 bytes = 64 kgytes logz (64k) = logz (26.210) = 16 0000 = FFFF

$$2^{10} = 1 \text{ K}$$
 $2^{30} = 1 \text{ G}$










Figure 6-2. Code Zone Memory Map

Exercise 4: If a CPU has a 32-bit address bus, now many bytes can it address? What range of addresses would correspond to the first 64 k Bytes? If this range of memory was to be implemented with 32-bit words, how many address bits would be required to select a byte within each word? How many bits would be required to select a 32-bit word within the 64 k range? How many bits are not directly connected to the memory ICs? What are they be used for?

a 32-bit word within the 64 k range? How many bits are not directly connected to the memory ICs? What are they be used for?

$$N = 32$$
 $2^{30} = 2^{30+2} = 2^{30} \cdot 2^2 = 4$
 $32 \quad 54 \quad -1$
 $32 \quad 54 \quad 54 \quad 54$

by the substitute of the substitu

#32 = 45ytes

$$\log_2(4k) = \log_2(2^{10} \cdot 2^2)$$

= $\log_2(2^{12}) = 12$

Exercise 5: A 4k×16 memory is to be used in a system with a 20bit address bus. This memory is to respond to addresses starting at 0xf1000. Draw the memory map. Assuming the address signalis defined as signal A: std_logic_vector(19 downto 0); and the chip-select as signal GSO: std_logic_;, write the VHDL Verilog that would implement the chip-select signals CSO. Write the expression for CS1 if there was a second AkB bank immediately above (at a higher address than) the first.

logs (m)

F1= 11110001

logic [17:0] A; logic cs/, cs1; 4 k x 16 = 8 k bytes.

assign csd = A >= 20'hf1000 && A < 20'hf3000; assign cs4 = A[19:13] >7'b 1111000 22 A[19:13] < 7' 6/11/1001 /

 $\begin{cases}
f1600 = 1111 0001 0000 0000 0000 \\
f2fff = 1111 0010 1111 1111 1111
\end{cases}$ f3 always of or 10

assign (s\$= A[19:14] == 6/5/111100 && (A[13:12] == 2'b01 11 A[13:12] == 2'b10);

f3000 => +5000 ronge after 53000

$$C = S(S) = S(S$$