

System Verilog

Exercise 1: What are the packed and unpacked dimensions of each declaration?

```
module ex12 ;
    initial begin
        logic [3:0] x ;
        logic signed [15:0] y ;
        logic [3:0] [7:0] z [15:0] ;
        x = 4'b01xz ; // 1
        x = -1 + 0 ; // x=15 1
        y = -1 + 4'shf ; // y=-2 1
        x = y ; // x=14 1
        z[0] = '1 ; // z[0]=4294967295 1
        z[0] = {4{4'b1}} ; // z[0]=4369 1
        z[0][0](7) = 1 ; // z[0]=4497 1
        z[15:0] = '{16{z[0]}} ; // z[*]=4497 1
    end
endmodule
```

Packed	Unpacked
1	0
1	0
2	1
N	4
signed?	size?

$y = \frac{-1 + 4'shf}{1}$

Exercise 2: What are the signedness, size and value of each constant and each expression above?

```
initial begin
    logic [15:0] x ;
    logic signed [15:0] y ;

    x = 16'hfff0 ; // x=65520
    y = x >>> 1 ; // y=0x7ff8
    y = signed'(x) >>> 1 ; // y=0xffff8
    y = ~y ; // y=1
    x = 8'h4x ; // x=x
    y = x == 8'h4x ; // y=x
    y = x[6:3] == 7'b100x ; // y=1
    y = x ==? 8'h4x ; // y=1
    y = {x[7:4], x[6]} ; // y=0x0009
end
endmodule
```

$5\ 4\ 3\ 2\ 1\ 0$

$\boxed{0\ xxxxx} = 8'h4X$

$1\ 0\ 0\ X$

↑

Exercise 3: Should each of the following nets (or variables) be declared `wire` or `reg`?

```
module test (a,b,c,d,q) ;
  dff d0 (clk,d,q) ; // assume only q is an output
  assign d = a & b ;
  always@* clk = a & c ;
endmodule
```

clk is reg .
all others wire .