



HDL Idioms

Exercise 1: Draw the schematic corresponding to: $y = a ? (b ? s1 : s2) : (c ? s3 : s4)$







$a = 0$ $b = 1$
 $c = 0$



Exercise 2: Which signal is the next value of the register? When does it become the current state?




Exercise 3: Using the schematic symbols shown below, convert each of the following System Verilog expressions into a schematic.




Exercise 4: Using the schematic symbols shown above, convert each of the following System Verilog expressions into a schematic.

```
always_ff@(posedge clk)
  y = a ;
```




```
always_ff@(posedge clk)
  y[7:0] = {y[6:0], a} ;
```




```
always_ff@(posedge clk)
  y = y_next ;

always_comb
  if ( e )
    y_next = a ;
  else
    y_next = y ;
```




```
always_ff@(posedge clk)
  y = y_next ;
```

```
always_comb
  if ( r )
    y_next = '0 ;
  else
    if ( e )
      y_next = y+1'b1 ;
    else
      y_next = y ;
```




```
always_ff@(posedge clk)
  cnt = next;
```




```
next = ( reset || done ) ? '0 : cnt+'b1 ;
```

```
always_ff@(posedge clk)
  mosi = mosi_next ;
```



```
assign mosi_next = falling ? sr[31] : mosi ;
```

```
always_ff@(posedge clk)
  cnt = cnt_next ;
```





```

// logic [31:0] mem [15:0]
always_ff@(posedge clk) begin
    mem[p] = din ;

```



packed ← mem [31:0]
 ← mem [15:0] unpack



```

// logic [31:0] mem [15:0]
dout = mem[p] ;

```




assign

```

p_next = valid && rdy ? p + 1'b1 : p ;

```



```


// i, j are logic[4:0]; w, sclk are logic
nxt = w ? 5'd7 : ( j==N && sclk ) ? i-1 : i ;

```

```

readdata = {31'b0, csn} ; // csn is logic


```



```

crc = ^ (g&sr) ; // g and sr are logic[31:0]


```




```

nxt = ~d[8] ;

```





& - bitwise } AND
 && - logical }
 ~ - bitwise
 ! - logical




Exercise 5: Write System Verilog that would generate each of the following schematics. Include any required signal declarations (using logic).

```
assign z = x != y ;
logic [2:0] x, y; logic z;
```




```
logic [2:0] c; logic [3:0] d;
assign d = c + 4'd1;
```



```
logic [2:0] ROM [0:15];
always_ff@(posedge clk)
    c = ROM[s];
assign {g, h, r} = c;
```

- 00 → 0001
- 01 → 0010
- 10 → 0100
- 11 → 1000







```
always_comb
    unique case (x)
        0: {a, b, c, d} = 4'b0001;
        1: ...;
        2: ...;
        default:
            endcase
```


```
assign {a, b, c, d} = 1 << x ;
// left-shift.
```

| input address | output data |
|---------------|-------------|
| 0 | 4 |
| 1 | 8 |
| 2 | 3 |
| 3 | 0 |
| ... | ... |
| 15 | 9 |

```
case (a)
    → {x, y};
    → {1, 0};
```



assign ab = oen ? ~a : 16'bz ;
(or 'z)




always_ff@ (negedge clk)
q = d;

always_ff@ (posedge clk) begin
 q = d;
 q = q | s;
 q = q & ~r; } bitwise masking
 q_n = ~q;
end

```

assign q_next = h ? q : 1 ? p : q ;
always_ff@(posedge clk)
    q = q_next ;

```



```


assign ud_next = c > 12 ? 0 :
    c < 4 ? 1 : ud ;

```

```

always_ff@(posedge clk)
    ud = ud_next ;


```



```

always_ff@(posedge clk)
    c = c_next ;

```



```

assign c_next = ud ? c + 1 : c - 1 ;

```

