

Dec. 4 Review Lecture

```

module q2 (input logic z, clk) ;


  logic [1:0] x, x_next ;

  always_comb begin
    if ( z && x != 2'b11 )
      x_next = 2'b00 ;
    else if ( x == 2'b00 )
      x_next = 2'b01 ;
    else if ( x == 2'b01 )
      x_next = 2'b10 ;
    else if ( x == 2'b10 )
      x_next = 2'b11 ;
    else
      x_next = x ;
  end

  always_ff @(posedge clk)
    x = x_next ;

endmodule

```




The state transition table below corresponds to the System Verilog state machine description above.

x	z	x_next
00	0	01 ✓
00	1	A 00
01	0	B 10
01	1	00 ✓
10	0	C 11
10	1	00 ✓
11	x	D 11

logic $\overset{4}{[3:0]} \overset{8\text{ bits}}{[7:0]} x;$

logic $[3:0][7:0] x \underline{\underline{[0:255]}}$


x $[160] [2] [0]$
 word in memory byte bit



```

always_comb begin
  a=1;
  b=2;
  c=3;
  c <= a;
  a <= b;
  b <= c;
end

```



= blocking
 <= non-blocking

```

assign y = 4'h3, 4'h9, 4'h6, 4'hc;


```

```

assign x = y[2][1:0];

```

Give your answer as a two-digit decimal value (00 to 99).



$x = 2^2 10 = 2$

02

What is the value assigned to x by the following System Verilog expression:
 logic [15:0] y;

```

assign y = 16'hf0f0;


```

```

assign x = 4'h6 & 4'b1 ? y[15:12] : y[3:0];

```

Give your answer as a two-digit decimal value (00 to 99).



22 logical and


16'hf0f0

= 11110000 11110000

y[3:0]

each IC 12

8K x 4



$w = 16$ 2 bytes / word $\log_2 2 = 1$ A_0 is byte select
 $\log_2 8k = 13$ bits for word select $A_1 \dots A_{13}$ for word select
 $\log_2 4 = 2$ bits for bank select $A_{14} \dots A_{15}$