1

2

3

4

 01^{5}

22

A Fully Integrated 660 MHz Low-Swing Energy-Recycling DC–DC Converter

Mehdi Alimadadi, Samad Sheikhaei, *Student Member, IEEE*, Guy Lemieux, *Senior Member, IEEE*, Shahriar Mirabbasi, *Member, IEEE*, William G. Dunford, *Senior Member, IEEE*, and Patrick R. Palmer, *Member, IEEE*

Abstract—A fully integrated 0.18 µm DC-DC buck converter 6 using a low-swing "stacked driver" configuration is reported in 7 8 this paper. A high switching frequency of 660 MHz reduces filter components to fit on chip, but this suffers from high switching 9 losses. These losses are reduced using: 1) low-swing drivers; 2) 10 supply stacking; and 3) introducing a charge transfer path to de-11 liver excess charge from the positive metal-oxide semiconductor 12 drive chain to the load, thereby recycling the charge. The working 13 prototype circuit converts 2.2 to 0.75-1.0 V at 40-55 mA. Design 14 and simulation of an improved circuit is also included that further 15 16 improves the efficiency by enhancing the charge recycling path, 17 providing automated zero voltage switching (ZVS) operation, and synchronizing the half-swing gating signals. 18

Index Terms—Charge recycling, integrated output filter, low power stacked driver, subgigahertz switching, switch mode DC DC converter.

I. INTRODUCTION

POWER consumption of CMOS digital logic designs has
increased rapidly for the last several years. It has become
an important issue not only in battery-powered applications,
but also in high-performance digital designs due to packaging,
cooling, and energy costs.

In modern high-performance CMOS processors, dynamic voltage and frequency scaling (DVFS) technique is commonly used to save dynamic power according to (1). This equation is an approximation that is commonly used to model dynamic power dissipation in digital circuits [1]

$$P_{\rm dis} = C V_{DD}^2 f_{\rm clk}.$$
 (1)

Manuscript received August 22, 2008; revised November 24, 2008. This paper was presented in part at the IEEE Power Electronics Specialists Conference (PESC) and the Canadian Conference on Electrical and Computer Engineering (CCECE). Recommended for publication by Associate Editor S. Y. (Ron) Hui.

M. Alimadadi, S. Sheikhaei, G. Lemieux, and S. Mirabbasi are with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada (e-mail: mehdia@ece.ubc. ca; samad@ece.ubc.ca; lemieux@ece.ubc.ca; shahriar@ece.ubc.ca; wgd@ece. ubc.ca).

W. G. Dunford is with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada. He is also with Legend Power Systems, Inc., Burnaby, BC V5A 4N6, Canada (e-mail: wgd@ece.ubc.ca).

P. R. Palmer is with the Department of Engineering, University of Cambridge, Cambridge CB2 1PZ, U.K. (e-mail: prp@eng.cam.ac.uk).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2009.2013624

Here, P_{dis} , C, V_{DD} , and f_{clk} are the total dynamic power dissipation, total capacitance, supply voltage, and clock frequency, respectively. 35

Although scaling a common supply voltage may be appro-36 priate for many applications, this degrades overall system per-37 formance [2]. Since dynamic power is a quadratic function of 38 voltage, parts of the circuit that are not performance-critical can 39 operate at a reduced supply voltage to save significant energy. 40 This requires an additional ON-chip voltage supply. Another 41 power-saving technique is to employ adaptive body biasing, 42 where additional voltage supplies are used to dynamically ad-43 just transistor threshold voltages between high-performance and 44 low-power modes. Generating these additional supply voltages 45 with an ON-chip power converter rather than OFF-chip can sim-46 plify chip and board design and reduce costs. 47

In integrated power converter designs, smaller inductor and 48 capacitor values are much preferred to save ON-chip area. Con-49 verter design formulas indicate that a higher switching fre-50 quency reduces the size of the passive components needed. 51 However, operating at a high frequency increases switching 52 losses through the energy dissipated in the power MOSFETs 53 and their gate drivers. Overall, these switching losses are a sig-54 nificant part of the total losses of a dc-dc converter. 55

In modern switching converters, zero voltage switching 56 (ZVS) is a common technique to reduce dynamic power loss in 57 the power MOSFET transistors [3], but gate driver loss remains 58 significant. The main idea behind ZVS is to turn ON a power 59 transistor only when the voltage drop across the source/drain ter-60 minals is 0 V, resulting in no power loss because no current can 61 flow. In [4]–[6], the ZVS concept is applied to a high-frequency 62 clock driver for very large scale integration (VLSI) applications, 63 resulting in the integrated clock driver/power converter circuit 64 shown in Fig. 1. This circuit recovers energy stored in the main 65 clock capacitor C_{clk} by delivering the energy to the load R_L , 66 a concept called *energy recycling*, but this does not attempt to 67 save energy used in the "front-end" gate driver chain. 68

In this paper, energy-saving techniques are applied to the 69 front-end drive chain and main power transistors of a fully in-70 tegrated buck converter. Earlier versions of this paper appeared 71 as [7] and [8], where separate chains of inverter gates are used to 72 drive each of the power transistors in the buck converter. The cir-73 cuit combines low-swing drivers and supply stacking techniques 74 to reduce switching losses of the gate driver chain. In addition, 75 the circuit delivers excess charge from the positive metal-oxide 76 semiconductor (PMOS) drive chain to the load, a form of energy 77 recycling, to improve the overall conversion efficiency. 78

Pulse-Width Modulated Clock Clock

Fig. 1. Recycling clock energy with a dc-dc converter (approximate model).



Fig. 2. Circuit diagram of the implemented dc-dc converter prototype with charge-recycling diodes.

79 The behavior of switching converters below a switching frequency of 2 MHz have been previously investigated in [9] 80 and [10], and converter models were introduced that include 81 the nonlinearities and parasitics. On the other hand, [11] is an 82 example of a fully integrated step-down converter fabricated in 83 a 0.18 μ m SiGe RF BiCMOS process. The converter provides 84 a programmable 1.5-2 V output voltage at a 200 mA current 85 rating with a switching frequency of 45 MHz. That design uti-86 lizes a two-stage interleaved ZVS synchronous buck topology 87 and has a maximum efficiency of 65%. 88

This paper improves upon a previous dc–dc converter design by the authors. In [7], a fabricated chip was successfully tested and corresponding simulation and measurement results were reported. In this paper, a new circuit design is simulated to demonstrate improvements to the charge recycling path, ZVS operation, and half-swing gating signal propagation.

This paper is organized as follows. Design ideas are presented in Section II, which also includes idealized timing diagrams and introduces the energy-saving design techniques used. Chip test results are discussed in Section III. Section IV presents improvements based on simulations, and finally, conclusions are made in Section V.

102

A. Basic Operation

The circuit diagram of the implemented CMOS-based buck 103 converter is shown in Fig. 2. C_x represents all the parasitic ca-104 pacitances at node V_{inv} including M_p and M_n drain to ground 105 capacitances. When both M_p and M_n are OFF, a positive induc-106 tor current will remove charge from C_x , reducing V_{inv} , whereas 107 a negative inductor current will charge C_x , increasing V_{inv} . 108 When $V_{inv} = 0$, the M_n transistor is turned ON, while when 109 $V_{\text{inv}} = V_{DD}$, the M_p transistor is turned ON. In this way, ZVS 110 operation is achieved for both M_n and M_p transistors, respec-111 tively. This can be accomplished by independently driving the 112 transistor gates. 113

114 B. Energy-Saving Design Techniques

In this design, the following energy-saving design techniqueshave been employed.

1) The negative metal-oxide semiconductor (NMOS) and 117 PMOS output transistors have large input gate capaci-118 tances, requiring them to be driven by a chain of tapered 119 inverters referred to here as the front-end drive chain. 120 Separate drive chains are required to allow precise control 121 of the NMOS and PMOS turn-ON and turn-OFF times to 122 achieve ZVS. Despite ZVS, which reduces energy waste 123 in the final NMOS/PMOS pair, significant losses are as-124 sociated with operating the two drive chains and the gates 125 of the output transistors at high switching frequencies. To 126 reduce the energy lost at every transition, each drive chain 127 employs low-swing signaling by swinging only half-rail, 128 between 0 and $V_{DD}/2$ or between $V_{DD}/2$ and V_{DD} for 129 NMOS and PMOS, respectively. This saves a significant 130 amount of energy compared to full-rail switching. How-131 132 ever, the outputs of the low-swing drive chains must turn ON their respective NMOS and PMOS output transistors 133 sufficiently, so it is essential that $V_{DD}/2$ be well above 134 $V_{\text{t-NMOS}}$ and $|V_{\text{t-PMOS}}|$. Here, $V_{\text{t-NMOS}}$ and $V_{\text{t-PMOS}}$ 135 denote the threshold voltage of NMOS and PMOS tran-136 sistors, respectively. To increase overdrive, devices with 137 low threshold voltage (low- V_t) may be used for the NMOS 138 and PMOS output transistors as well as the rest of the drive 139 chain. 140

2) A half-rail swing for both drive chains allows the NMOS 141 142 and PMOS chains to share the common reference voltage of $V_{DD}/2$. This allows energy reuse in the form of voltage 143 supply stacking as shown in Fig. 2. Charge used by the 144 upper PMOS drive chain still has unused potential, so 145 it can be reused by the lower NMOS drive chain. This 146 147 technique was also used in [12]. A more general case of supply stacking is called charge recycling in [13]. 148

3) The PMOS output transistor M_p in Fig. 2 is three times 149 wider than NMOS output transistor M_n to give similar out-150 put characteristics. As a result, the PMOS drive chain (top 151 152 inverter chain) is much larger and requires approximately three times as much charge to operate than the NMOS 153 drive chain (bottom inverter chain). Consequently, charge 154 accumulates at node V_m , which is stored in the middle 155 capacitor C_m . The excess charge is *recycled* by deliver-156 ing it to the converter output load through the two series 157 diode-connected NMOS transistors, D_1 and D_2 . 158

159 C. Complete Operation

In Fig. 3, the two time periods when both transistors are OFF are characterized as T_{delay1} and T_{delay2} , corresponding to the delay time needed to implement ZVS for the M_n and M_p transistors, respectively. There are four intervals of operation.

164 1) Interval 1 (time 0 to $D \times T_{sw}$): M_p is ON. During this 165 time, the inductor current increases linearly since the volt-166 age across it is constant. At the end of this interval, M_p 167 is turned OFF in accordance with the required converter 168 output voltage (the duty cycle).



Fig. 3. Idealized timing diagram of the internal signals.

- 2) Interval 2 (time $D \times T_{sw}$ to $D \times T_{sw} + T_{delay1}$): Both M_p 169 and M_n are OFF. The charge that is stored in the parasitic 170 capacitance C_x is moved to the output circuit through 171 the inductor, as the inductor current cannot be disrupted 172 abruptly. This results in rapid drop of V_{inv} . In this short 173 period of time, the inductor current can be assumed to be 174 constant, as shown. 175
- 3) Interval 3 (time $D \times T_{sw} + T_{delay1}$ to $T_{sw} T_{delay2}$) 176 starts when the voltage across M_n is close to zero. At 177 this time, the M_n is turned ON under ZVS to provide a 178 low-resistance path for the inductor current. As there is 179 no energy supplied to the system and voltage across the 180 inductor is constant, inductor current decreases linearly 181 and by design reaches some negative value. At this point 182 of time, M_n is turned OFF. 183
- 4) Interval 4 (time $T_{sw} T_{delay2}$ to T_{sw}). Both M_p and M_n 184 are OFF. Parasitic capacitance C_x is charged as the inductor current cannot be disrupted abruptly. This results in increase of V_{inv} . At the end of this interval, V_{inv} is close to V_{DD} and M_p is ready to be turned on under ZVS. 188

Since the size of transistor M_p is set to be three times the 189 size of transistor M_n , and the chain to drive M_p is similarly 190 three times larger than the bottom chain, charge accumulates in 191 the middle capacitor C_m , which should operate near $V_{DD}/2$. 192 In [12], the excess charge is dissipated to ground through an 193 additional regulator forcing node V_m to $V_{DD}/2$. Instead, this 194 paper delivers the extra charge to the converter output circuit 195 to increase efficiency. This task is performed by two series 196

diode-connected NMOS transistors, D_1 and D_2 . These series 197 diode-connected transistors automatically deliver charge to the 198 load when $V_{inv} < (V_m - 2V_t)$ without a need for additional gat-199 200 ing signals. Because the voltage drop across a diode-connected transistor is roughly $V_{DD}/4$, the two diode-connected transis-201 tors in series help ensure V_m drops no lower than $V_{DD}/2$ when 202 M_n is ON and V_{inv} is low. Before this voltage is reached, ac-203 cumulated charge at C_m is removed through the series diode-204 connected transistors by the inductor L_F in the same manner as 205 206 L_F is used to perform ZVS by discharging the capacitance C_x . The voltage divider R_1 and R_2 puts V_m near $V_{DD}/2$ at startup 207 and does not significantly contribute to operational power. 208

Charge recycling occurs during intervals 2 and 4 when both M_p and M_n are OFF and V_{inv} is in transition. In particular, when V_{inv} is rising, there is significant charge stored on the gate of M_p that is discharged through the upper driver to the C_m node at the same time that current is drawn from this node into C_x . When V_{inv} is falling, any additional surplus charge from the top chain of drivers can also be delivered to C_x .

In this design, weak negative feedback helps keep V_m near a 216 stable operating point of $V_{DD}/2$. Since V_m is the supply volt-217 age to the bottom chain, if V_m increases, power drawn by the 218 bottom chain increases, which causes V_m to drop. At the same 219 time, M_n turns ON with a higher V_{gs} , and V_{inv} is pulled closer to 220 the ground, giving D_1 and D_2 a higher V_{gs} , facilitating charge 221 removal from C_m . Similarly, if V_m decreases, the top chain re-222 ceives a higher supply voltage, which results in increasing its 223 power intake and causing V_m to increase. Also, a lower V_m 224 causes D_1 and D_2 to receive lower V_{gs} , facilitating accumu-225 lation of charge in C_m . Capacitance C_m was chosen to be 20 226 227 times larger than the NMOS C_{gate} to limit ripple at V_m . Using (2) and (3) from [14] as guidelines and considering maximum 228 $I_{LF} = 2I_{out}$, initial L_F and C_F values were chosen and then 229 optimized using ASITIC parameter extraction tools [15] and 230 circuit simulations. The final design uses L_F and C_F values 231 of 4.38 nH and 1.1 nF, respectively, to operate at a switching 232 frequency of 660 MHz with a voltage ripple of less than 5% at 233 50 mA load 2**912**

$$L_F = \frac{DT_{\rm sw}}{2I_{\rm out}} (V_{DD} - V_{\rm out})$$
⁽²⁾

$$C_F = \frac{(1-D)}{8(\Delta V_{\rm out,pp}/V_{\rm out})L_F f_{\rm sw}^2}.$$
 (3)

Here, $T_{\rm sw}$ is the switching period, $f_{\rm sw}$ is the switching frequency, and $\Delta V_{\rm out,pp}/V_{\rm out}$ is the normalized peak-to-peak output voltage ripple.

238 III. CHIP IMPLEMENTATION AND TEST

239 A. Chip Implementation

The chip was fabricated in 0.18 μ m CMOS. Node V_m , the middle voltage that should remain at $V_{DD}/2$ for supply stacking, is made available OFF-chip to be externally probed or adjusted, if necessary. To keep things simple due to fabrication deadlines, this design does not automatically delay signals to achieve ZVS. Instead, the implementation relies upon the test equipment to



Fig. 4. Chip micrograph.

generate input signals $V_{\text{pmos-in}}$ and $V_{\text{nmos-in}}$ with the appropriate timing [7]. 246

Ideally, a floating signal generator is needed to drive $V_{\rm pmos-in}$ 248 with respect to V_m , as the crossover gate voltage for the top 249 inverter chain is about $3V_{DD}/4$. However, a floating signal gen-250 erator was not available to the authors, and consequently, sim-251 ulations are done with $V_{
m pmos-in}$ driven with respect to ground 252 to keep the conditions in simulations and tests the same. Since 253 the output of a signal generator is not ideal and has rise and 254 fall times, driving $V_{\rm pmos-in}$ with respect to the system ground 255 would result in a relatively smaller duty ratio be "seen" by that 256 input node (due to the higher crossover voltage). With the odd 257 number of inverters used in the chain, this causes transistor M_p 258 to be ON for a relatively shorter amount of time that reduces 259 the output voltage of the converter. In both simulation and test, 260 manual tuning was performed to obtain ZVS operation. 261

The chip micrograph is shown in Fig. 4. The 3.4 mm^2 total 262 die area uses 2.5 mm^2 for the converter. Even at 660 MHz, the 263 inductor dominates the area at 1.8 mm². Here, the inductor L_F 264 design is two turns of simple concentric coils implemented in 265 the top four metal layers of the chip. A patterned ground shield 266 (PGS) is implemented using the lowest of the six available 267 metal layers [16]–[18]. The current density is 0.122 mA/ μ m². 268 The value of inductance was extracted using ASITIC [15]. Its 269 value was 4.38 nH, at 660 MHz, with lumped " π " model capac-270 itances of 6.5 pF and a *Q*-factor of 10 at a resonant frequency 271 around 1 GHz. A dc series resistance of 0.7 Ω was also ex-272 tracted. Although there has been some effort in characterizing 273 magnetic cores at frequencies below 1 MHz [19], the design in 274 this paper uses a coreless inductor, because magnetic cores are 275 not available in conventional CMOS processes, and extra steps 276 are needed to implement them on chip. 277

B. Chip Test 278

Testing of this chip was done at $V_{DD} = 2.2$ V. We operate at 279 a higher voltage than the typical 1.8 V for chips fabricated in a 280 0.18 μ m process to emulate the effect of using low- V_t transistors 281 in the design. The CMOS technology we used does not have 282 low- V_t transistors, so our gate drivers and power MOSFETs do 283 not operate as well at 1.8 V. Low- V_t transistors are available in 284 most modern processes. 285

Conversion efficiency and output voltage measurements are 286 presented in Fig. 5. Ten chips were tested, producing the standard error bars shown in the figure. The physical measurements 288



Fig. 5. Measured chip results with standard error (S_E) bars.

required the use of an external supply of 1.1 V connected to 289 V_m because it was higher than the expected voltage of $V_{DD}/2$. 290 However, measurements show that this supply voltage was not 291 delivering any power to the circuit, as it was always sinking cur-292 rent to reduce V_m . The output was adjusted between 0.75 and 293 1 V by varying duty cycle D from 45% to 64% with a fixed 294 $R_{\text{load}} = 18.3 \,\Omega$, resulting in output current of 40–55 mA. Con-295 version efficiency, $P_{\rm out}/P_{\rm in}$, ranges from 25% to 31%. Corre-296 sponding simulation results have been previously reported and 297 were discussed in detail by the authors in [7]. 298

IV. CIRCUIT DESIGN IMPROVEMENTS

300 A. Prototype Limitations

299

The efficiency of the prototype could be improved in a few 301 ways. First, using transistors with a lower gate-threshold voltage 302 would help the gate drivers have a lower ON-state resistance with 303 the low-swing voltage supply. Similarly, transistors M_p and M_n 304 would also have a lower ON-state resistance, thereby reducing 305 the power dissipation of the circuit. In the design kit used, the 306 standard NMOS and PMOS transistors have threshold voltages 307 of roughly 0.4 and -0.5 V, respectively. When operating at a 308 traditional supply voltage of $V_{DD} = 1.8$ V, the transistor gate 309 voltage for an NMOS transistor could be as high as 1.8 V, 310 ensuring it has a low ON-state resistance. However, in this design, 311 the use of stacked drivers limits the highest gate voltage to 1.1 V. 312 Transistors with a lower threshold voltage, say 0.3 and -0.4 V 313 for NMOS and PMOS, respectively, would turn ON faster and 314 harder. On the other hand, using such low- V_t transistors will 315 increase the OFF-state leakage current through the transistors and 316 contribute to increased static power dissipation of the circuit [1]. 317 Second, power is also lost due to the voltage drop across the 318 series diode-connected transistors D_1 and D_2 . These transistors 319 keep the circuit simple, but a more complex circuit could be 320 devised. For example, a circuit in [20] mimics the behavior 321 of a diode using a transistor, where the gate is driven by a 322 voltage comparator sensing V_{DS} . However, any gating circuit 323 used here must operate much more quickly, on the order of tens 324 325 of picoseconds.

Third, ZVS operation of the circuit was implemented by manually adjusting the input signals. A proper circuit would adjust the ZVS delays dynamically based on the circuit conditions. 328

B. Improved Circuit Design

To alleviate the shortcomings of the implemented design, a 330 new circuit is proposed as shown in Fig. 6. Regular transistors 331 and a 2.2 V supply are still being used (in simulation), because low- V_t transistors are not available in our 0.18 μ m design 333 kit. 334

1) Improved Charge Recycling Path: In this proposed design, instead of using two series diode-connected NMOS transistors to transfer the excess charge from node V_m to node V_{inv} , 337 two series-connected PMOS transistors, M_{pm1} and M_{pm2} , are used in a way resembling a logic AND gate. Therefore, when both gating signals are low, these nodes are connected to recycle the excess charge. 341

Looking at the waveforms of V_{nmos} , V_{pmos} , and V_{inv} in Fig. 3, 342 with ZVS for M_n , there is a period of time (interval 2) when 343 both M_p and M_n are OFF and V_{inv} is dropping due to the positive 344 current in the inductor L_F . This is the time slot for recycling. 345 Recycling can happen when V_{nmos} is low and $V_{inv} \leq V_m$. Recy-346 cling cannot happen when V_{nmos} is low and $V_{inv} > V_m$ because 347 no power can flow from V_m to V_{inv} . Another way of looking at 348 the recycling circuit is to consider it a second buck converter, 349 consisting of M_{pm2} , M_{pm1} , and M_n , inside the original con-350 verter. This second buck converter would be operational during 351 the later part of the ZVS for M_n dead time, when $V_{inv} \leq V_m$. 352

Fig. 7 shows the slow fall in V_{inv} under ZVS operation of 353 M_n . While $V_{inv} = V_{DD}$, the voltage on V_m is rising due to the 354 $V_{\rm pmos}$ drive current in the top chain of inverters. When $V_{\rm inv}$ 355 is falling, the fall is slowed for a short period when the series 356 **PMOS** transistors M_{pm1} and M_{pm2} turn ON and C_m and C_x 357 are connected in parallel. During this stage, the voltage V_m is 358 reduced as desired. Once sufficient charge has been removed 359 from C_m , the series PMOS transistors are turned OFF and the 360 fall in V_{inv} proceeds as before. When V_{inv} reaches near 0 V, the 361 NMOS transistor M_n is turned ON. While M_n is ON, V_{inv} might 362 be slightly negative or positive (not shown) due to the direction 363 of the inductor current reversing and the ON-state resistance of 364 the transistor. Afterward, a fast rising edge in V_{inv} is shown, as 365 no ZVS turn-ON delay is employed for the PMOS transistor M_p 366 in Fig. 6. 367

Signals $V_{\rm nmos}$ and $V_{\rm inv}$ are good candidates to drive $M_{\rm pm1}$ 368 and M_{pm2} transistors, but preliminary simulation results show 369 that a shifted V_{inv} with lower amplitude has a better timing. This 370 leads to the use of $V_{\rm nmos}$ and $V_{\rm inv-shift}$ as the gating signals. As 371 shown in Fig. 8, $V_{inv-shift}$ is generated using a simple circuit that 372 resembles a switched capacitor. When $V_{inv} = V_{DD}$, capacitor 373 C_{shift} is charged through diode D_{shift} to $V_{\text{shift}} = V_{DD} - (V_m + V_m)$ 374 $V_{\rm diode}$). When $V_{\rm inv}$ is dropping, $D_{\rm shift}$ will become reverse-375 biased and $V_{\text{inv-shift}} = V_{\text{inv}} - V_{\text{shift}}$. With $V_{DD} = 2.2 \text{ V}, V_m =$ 376 1.1 V, and $V_{\text{diode}} \cong 0.6$ V, then $V_{\text{shift}} = 0.5$ V is achieved. 377

Also, the size of M_{pm2} is smaller than M_{pm1} to avoid loading 378 a small chain (the lower chain) with a big PMOS gate. While 379 the ratio of the transistor sizes is not optimal, as long as the sum 380



Fig. 6. Circuit diagram of the proposed ZVS and charge-recycling circuits for the dc-dc converter (coupling capacitors C_{c1} and C_{c2} are not shown for clarity).



Fig. 7. Idealized timing diagram of the improved circuit diagram (ZVS on one edge only).



of the series resistance is small, power loss in the recycling pathwill be low.

To disable the intrinsic body diodes, the body of $M_{\rm pm1}$ is 383 connected to V_{DD} , which also increases its absolute threshold 384 voltage value. This is another reason for using of $V_{\rm inv-shift}$ rather 385 than V_{inv} as a gating signal. The body of M_{pm2} is connected 386 to its source to keep the threshold voltage intact, but there are 387 periods of time that its body diode is forward-biased. Since 388 $M_{\rm pm1}$ is ON when $V_{\rm inv}$ is low, there would not be any current 389 flowing from V_{inv} to V_m through the (forward biased) body 390 diode of M_{pm2} and the (already turned on) transistor M_{pm1} . 391

392 2) Improved ZVS Operation: The effective duty cycle seen 393 by the power circuit depends on various parameters, among 394 which are the value of voltage V_m , the time delay needed to im-395 plement ZVS, and the existence of stray resistance, capacitance, 396 and inductance in the actual circuit.

Fig. 8. Generating shifted voltage of $V_{inv-shift}$.

The NMOS ZVS implementation introduced in Fig. 6 is an 397 improved version of the implementation presented by the au-398 thors in [4] and [6]. In that design, direct feedback from V_{inv} 399 was used to drive the PMOS transistor that turns ON M_n . Be-400 cause the gating signal to the NMOS transistor that turns OFF 401 M_n was out of phase with the feedback signal, there could have 402 been a period of time that both the driver PMOS and NMOS 403 transistors are ON. To circumvent this problem, the supply to the 404 lower driver inverter was taken from the $V_{\rm pmos}$ node, which was 405 swinging between V_{DD} and zero. 406

In the circuit shown in Fig. 6, a complete logic NOR gate 407 is implemented inside the driver inverter chain. This performs 408 ZVS by gating $M_{\rm pd1}$ using $V_{\rm inv}$. The two NMOS transistors in 409 the logic can have the same size as the original inverter NMOS 410



Fig. 9. ZVS logic and circuitry for M_p .

transistor they replace, but the size of the PMOS transistorsshould be doubled to keep the drive effort as before.

413 In Fig. 6, size of the inductor L_F is reduced from 4.38 to 414 2.2 nH to increase the peak-to-peak value of the current in the 415 inductor. This would increase the built-up current in L_F and 416 facilitates the discharging/charging of C_x .

The ZVS circuit for the PMOS transistor M_p is the dual of 417 the ZVS circuit for the NMOS transistor M_n and is shown in 418 Fig. 9. To implement ZVS for M_p , a negative inductor current 419 is needed. That means for a specific dc output current, a higher 420 peak-to-peak inductor current will be observed; thus, the rms 421 value of the current is increased, which will result in increased 422 resistive losses in the system. On the other hand, ZVS for the 423 PMOS transistor will reduce dynamic losses in the source-424 drain circuit of M_p and a smaller inductor is required. Thus, 425 ZVS for PMOS may or may not provide a net reduction of 426 power consumption depending on the operating conditions of 427 the system. 428

It is necessary to disable the M_p ZVS circuitry and charge 429 up C_x when no negative inductor current is present, such as 430 at system start-up. At the start-up, the ZVS circuit must wait 431 for the load voltage to rise so that a negative inductor current 432 can occur to charge up C_x and bring up V_{inv} . To detect start-up 433 conditions, V_{out} can be sensed using a voltage comparator to 434 produce the gating signal V_{start} , which disables ZVS for M_p 435 and charges C_x at the correct time. 436

437 3) Improved Half-Swing Gating Signal Propagation: In this 438 improved design, the ZVS circuitry will automatically recycle 439 charge and delay turning ON M_p or M_n according to conditions 440 at V_{inv} . This alleviates the need for external control signals to in-



Fig. 10. Use of capacitive coupling to reduce skew.



Fig. 11. Simulated effect of C_c on the relative skew of the gating signals.

corporate the required delays. Instead, control signals V_{pmos} and 441 V_{nmos} should be as closely synchronized as possible. However, 442 voltage supply mismatch caused by variation of V_m or noise in 443 V_{DD} or ground can result in unequal propagation delays through 444 the driver chains, causing V_{pmos} and V_{nmos} to arrive at different 445 times than intended. In general, this condition is referred to as signal skew. 447

To circumvent skew, capacitive coupling is used to synchronize the signals [21] as shown in Fig. 10. The size of the coupling capacitors is determined such that when the signal in one side of the capacitor is changing, the other side will change as well. 451

The low-swing circuit of Fig. 10 is simulated with different 452 values of C_c . As shown in Fig. 11, the use of coupling capacitors 453 reduces the time difference between the rising edge of signals 454 $V_{\rm pmos}$ and $V_{\rm nmos}$. Based on the curves in Fig. 11, a value of 455 1 pF is chosen for C_c , resulting in a short skew of about -20 ps 456 between the two gating signals. However, in this short interval 457 of time, both M_p and M_n are OFF, avoiding any possible short 458 circuit from V_{DD} to the ground. Coupling capacitors $C_{c1} = 1 \text{ pF}$ 459 and $C_{c2} = 4$ pF are also used in Fig. 6, but not shown here for 460 clarity. 461

C. Simulation of the Improved Circuit

The fully featured circuit is simulated to provide voltage and 463 current waveforms. The simulated circuit is shown in Fig. 6, 464 except transistor sizes are slightly adjusted due to the use of 465



Fig. 12. Simulated voltage waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).



Fig. 13. Simulated current waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).

ZVS circuitry for M_p shown in Fig. 9. Simulated waveforms are 466 provided in Figs. 12 and 13 running at $I_{out} = 50 \text{ mA}, D = 50\%$, 467 and $L_F = 1.1 \text{ nH}$ with ZVS for M_p and M_n . In this simulation, 468 the value of L_F is chosen so that a negative inductor current, 469 which is needed for proper operation of ZVS for M_p , would be 470 provided. At this operating point, $V_m = 1.13 \text{ V}$, $V_{\text{out}} = 0.95 \text{ V}$, 471 and $\eta = 38.3\%$. For proper operation of the circuit with ZVS 472 for both M_p and M_n , the duty cycle range is limited between 473 50% and 60%. As can be observed in Fig. 12, the stacked low-474 swing driver design results in $V_{\rm pmos}$ swing between V_{DD} and 475 $V_{DD}/2$, and $V_{\rm nmos}$ swing between $V_{DD}/2$ and zero. Also, note 476 that these two gating signals are active at nonoverlapping times 477 478 due to the ZVS circuitry. Comparing Fig. 12 to Fig. 13, the latter shows idealized voltage waveforms with V_{inv} at a higher than 479 50% duty cycle.

Q3 480

Fig. 13 shows the reversing inductor current. The current, which contains a net positive dc component, goes negative for the ZVS operation of M_p . Taken together with Fig. 12, which



Fig. 14. Simulated efficiency versus output voltage for four variants of Fig. 6 ($L_F = 2.2$ nH).

illustrates the delayed rise of $V_{\rm nm\,os}$ and the delayed fall of 484 $V_{\rm pmos}$, this result indicates that ZVS operation for M_n and 485 M_p is functioning correctly. In Fig. 13, the current through the 486 recycling path and the current through M_n are out of phase, 487 which indicates that recycled charge is not lost through M_n 488 but it goes through the inductor to the load. In the graphs of 489 Figs. 12 and 13, it should be noted that while the inductor 490 current is smooth, transistor M_n current is not since the current 491 is charging/discharging stray capacitances between the source 492 and drain terminals of M_n . 493

To evaluate the benefits of driver charge recycling, four vari-494 ants of the circuit were simulated: 1) baseline converter us-495 ing two full-swing drivers; 2) low-swing/stacked drive chain 496 is added and only ZVS for M_n is implemented; 3) recycling 497 diode-connected NMOS transistors and C_m are added to 2) to 498 recycle energy; and 4) recycling PMOS transistors and C_m are 499 added to 2) to recycle energy. Only in 2), a supply voltage of 500 $V_{DD}/2$ is connected to node V_m to keep it stable, otherwise 501 V_m would rise. Simulations show that this voltage supply sinks 502 (consumes) about 20 mA of current, which adds to the power 503 consumption of the converter circuit itself. 504

Simulations of these four circuits are performed at a fixed load 505 current of $I_{out} = 100 \text{ mA}$ and $L_F = 2.2 \text{ nH}$, and the results are 506 shown in Figs. 14 and 15. In these simulations, the value of L_F is 507 chosen so that the duty cycle range in which the converter circuit 508 is operational with full swing V_{inv} is increased. As a result, 509 ZVS for M_p is not employed since the inductor current does not 510 reverse. The simulated waveforms were examined individually 511 and data points corresponding to full swing V_{inv} are reported. 512 $(V_{inv}$ is considered to be full swing when its maximum value is 513 above 2.0 V and its minimum value is below 0.2 V.) To make the 514 task of comparing different variants of the circuit at each output 515 voltage (and thus power) level easier, Fig. 14 shows efficiency 516 as a function of output voltage while Fig. 15 shows the output 517 voltage as a function of duty cycle. 518

As expected, the circuit with all the options 4) has the highest 519 efficiency. Thus, using recycling transistors will improve the 520



Fig. 15. Simulated output voltage versus duty cycle for four variants of Fig. 6 ($L_F = 2.2 \text{ nH}$).

TABLE IPOWER CONSUMPTION BREAKDOWN OF FIG. 6 ($L_F = 2.2 \text{ nH}$)

Component	Power (mW)
Total input power intake (taken from V_{DD1} and V_{DD2})	188
Power circuit intake (taken from V _{DD2})	137
Power circuit consumption (adding up the losses in power circuit components and the output power)	145
Driver circuit power intake (taken from V_{DD1}) (includes top and bottom chains, M_n ZVS circuitry and recycling path transistors M_{pm1} and M_{pm2})	50
Top chain power intake (taken from V_{DD1} with respect to V_m)	21
Bottom chain power intake (taken from V_m) (includes M_n ZVS circuitry)	13
Recycling path PMOS transistors M_{pm1} and M_{pm2} losses	16
Transistor M _p losses	38
Transistor M _n losses (under ZVS operation)	2.5
Capacitor C _F losses	Negligible
Inductor L _F losses	7.5
Output power delivered (to load R _L)	97

efficiency compared to the other variants of the circuit. Also, 521 using low-swing drivers with ZVS for M_n will improve the 522 efficiency compared to the full-swing circuit. The baseline full 523 swing has the worst performance. For example, at an output 524 voltage of 1 V, the efficiency of the circuits are: 1) baseline: 22%; 525 2) low-swing drivers with ZVS: 46%; 3) low-swing drivers with 526 ZVS and energy recycling diode-connected NMOS transistors: 527 49%; and 4) low-swing drivers with ZVS and energy recycling 528 PMOS transistors: 52%. Thus, the efficiency improves from 529 22% to 52% with the energy-saving design methodology of 530 using low-swing drivers with ZVS and energy recycling PMOS 531 transistors. While the ZVS circuitry improves the efficiency 532 of the circuit, the added components to implement ZVS still 533 contribute to the driver losses. Thus, it is important to keep the 534 ZVS timing circuitry neat and simple. 535

Simulated power consumption of various components of 536 the circuit in Fig. 6, at nominal output current of 100 mA 537 and 50% duty cycle, with $L_F = 2.2$ nH and ZVS for M_p 538 disabled, is shown in Table I. Power circuit components are 539 M_p, M_n, L_F, C_F , and the load. As in other simulations in this 540 paper, an ASITIC [15] extracted model and an NMOS transistor 541 model are used for the inductor L_F and for the capacitor C_F , re-542 spectively, which ensures that the parasitic losses of these com-543 ponents are accounted for. For the power circuit, power taken 544 from V_{DD2} is less than power calculated by adding up the out-545

put power and losses in the power circuit components, because 546 there is a second path for energy to get into the power circuit 547 and that is through the recycling transistors, confirming the func-548 tioning energy recycling. The driver circuit consists of the top 549 and bottom chain of inverters, including M_n ZVS circuitry and 550 recycling path transistors M_{pm1} and M_{pm2} . The driver circuit 551 is the biggest single consumer of power with 50 mW, justifying 552 our close attention to this part of the circuit. Power transistor M_n 553 is the second highest with 38 mW and the recycling transistors 554 path is third with 16 mW power consumption. Because of the 555 ZVS operation, the transistor M_n is ON for a shorter period of 556 time, and when ON, it has a lower current level; thus, it con-557 sumes only 2.3 mW. In this simulation, the power consumption 558 of the top chain is less than twice the bottom chain. The reasons 559 are that although the size of the top chain is about twice the 560 bottom chain, V_m is higher than $V_{DD}/2$ and the ZVS circuitry 561 consumes some power itself. 562

The circuit of Fig. 6 is basically a buck converter, with a 563 reversing but effectively continuous current in the inductor. In 564 (4), f_c denotes the corner frequency of the output *LC* filter [14]. 565 Simulation results confirm that the output ripple is around 5% 566 for all variants of the circuit 567

$$\frac{\Delta V_{\text{out,pp}}}{V_{\text{out}}} = \frac{\pi^2}{2} (1 - D) \left(\frac{f_c}{f_{\text{sw}}}\right)^2.$$
 (4)

V. CONCLUSION

The low-swing buck converter design presented here demon-569 strates the operation of a 660 MHz converter implemented in 570 a 0.18 μ m process, including ON-chip passives. The measured 571 efficiency obtained is promising for such a prototype and for 572 such a high switching frequency. However, the most important 573 result is that energy recycling has been shown to be an essential 574 and practical way to reduce energy loss in the front-end drive 575 chain and boost overall conversion efficiency. An improved re-576 cycling circuitry was also proposed that further improves the 577 efficiency of the implemented circuit. The lack of low- V_t tran-578 sistors in the prototype reduced the effectiveness of the energy 579 saving, although some saving is evident. Low- V_t transistors are 580 expected to be increasingly available in standard design kits as 581 the methods employed here become commonplace. 582

The chip area consumed by the converter is dominated by the inductance even at 660 MHz. The ON-chip inductor in the fabricated circuit was designed for an rms current of 50 mA. This represents a power to area ratio of 50 mW/2.5 mm².

Ultimately, the switching frequency has to be increased to 587 reduce the size of the passive components, making ON-chip 588 filter components practical. While this implies more switching 589 losses, the steps presented here to reduce the driver power losses 590 mitigate the adverse effects of a high switching frequency. Con-591 sequently, it is expected that such high-frequency designs will 592 become of interest in a wide range of integrated circuit ap-593 plications. The principles developed here are part of a range 594 of low-energy methods, which will in time allow chips to be 595 powered in an efficient way. 596

REFERENCES

- J. M. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*, 2nd ed. Upper Saddle River, NJ: Pearson Education International, 2003.
- [2] N. Dragone, A. Aggarwal, and L. R. Carley, "An adaptive on-chip voltage regulation technique for low-power applications," in *Proc. IEEE Int. Symp. Low Power Electron. Design (ISLPED)*, 2000, pp. 20–24.
- [3] A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, "A low-voltage CMOS
 DC-DC converter for a portable battery-operated system," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)*, 1994, pp. 619–626.
- [4] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, and P. Palmer, "A
 3GHz Switching DC-DC converter using clock-tree charge-recycling in
 90 nm CMOS with integrated output filter," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Feb. 2007, pp. 532–533.
- [5] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 W. Dunford, "Energy recovery from high-frequency clocks using DC-DC
 converters," in *Proc. IEEE Int. Symp. Very Large Scale Integr. (ISVLSI)*,
 2008, pp. 162–167.
- [6] M. Alimadadi, "Recycling clock network energy in high-performance digital designs using on-chip DC-DC converters," Ph.D. dissertation, Dept.
 Electr. Comput. Eng., Univ. British Columbia, Vancouver, BC, Canada,
 2008.
- [7] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 W. Dunford, "A 660 MHz ZVS DC-DC converter using gate-driver chargerecycling in 0.18μm CMOS with an integrated output filter," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)*, 2008, pp. 140–146.
- [8] G. Lemieux, M. Alimadadi, S. Sheikhaei, S. Mirabbasi, and P. Palmer,
 "SoC Energy savings = reduce + reuse + recycle: A case study using a
 660 MHz DC-DC converter with integrated output filter," in *Proc. IEEE Can. Conf. Electr. Comput. Eng. (CCECE)*, 2008, pp. 947–950.
- [9] Y. Qiu, M. Xu, J. Sun, and F. C. Lee, "A generic high-frequency model
 for the nonlinearities in buck converters," *IEEE Trans. Power Electron.*,
 vol. 22, no. 5, pp. 1970–1977, Sep. 2007.
- [10] G. Spiazzi, P. Mattavelli, and L. Rossetto, "Effects of parasitic components in high-frequency resonant drivers for synchronous rectification MOSFETs," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2082–2092, Jul. 2008.
- [11] S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A multistage interleaved synchronous buck converter with integrated output filter in 0.18 μm SiGe process," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2164–2175, Nov. 2007.
- I2] J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, "A 4 μA-quiescentcurrent dual-mode buck converter IC for cellular phone applications,"
 in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2004, pp. 280– 283.
- [13] S. Rajapandian, K. L. Shepard, P. Haucha, and T. Karnik, "High-voltage power delivery through charge recycling," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1400–1410, Jun. 2006.
- [14] N. Mohan, T. M. Undeland, and W. P. Robins, *Power Electronics Converters Application and Design*, 2nd ed. New York: Wiley, 1995.
- [15] A. M. Niknejad and R. G. Meyer, "Analysis, design, and optimization of
 spiral inductors and transformers for Si RF IC's," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1470–1481, Oct. 1998.
- [16] C. Yue and S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 743–752, May 1998.
- [17] J. N. Burghartz, "Progress in RF inductors on silicon-understanding sub strate losses," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 1998,
 pp. 523–526.
- [18] J. N. Burghartz, D. C. Edelstein, M. Soyuer, H. A. Ainspan, and K.
 A. Jenkins, "RF circuit design aspects of spiral inductors on silicon," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 2028–2034, Dec.
 1998.
- [19] W. Shen, F. Wang, D. Boroyevich, and C. W. Tipton, "Loss characterization and calculation of nanocrystalline cores for high-frequency magnetics applications," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 475–484, Jan. 2008.
- [20] T. Y. Man, P. K. T. Mok, and M. Chan, "A CMOS-control rectifier
 for discontinuous-conduction mode switching DC-DC converters," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2006, pp. 358–
 359.
- [21] J. Y. Park and M. P. Flynn, "A low jitter multi-phase PLL with capacitive coupling," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, 2006, pp. 753–756.



Mehdi Alimadadi received the B.A.Sc. degree from671Iran University of Science and Technology, Tehran,672Iran, in 1989, and the M.A.Sc. and Ph.D. degrees673from the University of British Columbia (UBC),674Vancouver, BC, Canada, in 2000 and 2005,675respectively.676

He was an Electrical Design Engineer for a couple of companies in Toronto, ON, Canada, during 678 2000–2004. In 2007, he was a Part-Time Consultant 679 for a local company. He is currently a Postdoctoral 680 Fellow at the Electrical and Computer Engineering 681

Department (ECE), UBC, where he is engaged in advanced high-frequency UPS systems. His current research interests include ON-chip power management, switching power converters, and DSP-based digital controllers. 684

Dr. Alimadadi was a recipient of the MITACS ACCELERATE grant. He is also a Registered Professional Engineer (P.Eng.) in the Province of British Columbia, Canada. 687

688



Samad Sheikhaei (S'02) received the B.Sc. and
M.Sc. degrees in electrical engineering from Sharif
University of Technology, Tehran, Iran, in 1996
and 1999, respectively, and the Ph.D. degree from
the University of British Columbia, Vancouver, BC,
Canada, in 2008.694

He was engaged in research and design engineering at Sharif University of Technology. He also worked in industry for a couple of years. He then joined the System-on-Chip Research Laboratory, University of British Columbia, where he is 699

currently a member of the Microsystems and Nanotechnology Group, and is engaged in the field of nanodevices and microelectromechanical systems. His current research interests include high-speed analog-to-digital converters, highspeed serial links, and ON-chip dc–dc power converters. 703



Guy Lemieux (S'91–M'04–SM'08) received the705B.A.Sc, degree in engineering science, and the706M.A.Sc, and Ph.D. degrees in electrical and computer707engineering from the University of Toronto, Toronto,708ON, Canada.709

In 2003, he joined the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC, Canada, where he is currently an Assistant Professor. He is a coauthor of the book *Design of Interconnection Networks for Programmable Logic* (Kluwer, 2004). His current re-715

search interests include computer-aided design algorithms, very large scale integration (VLSI) and system-on-a-chip (SoC) circuit design, field-programmable gate array (FPGA) architectures, and parallel computing. 718

Dr. Lemieux was a recipient of the Best Paper Award at the 2004 IEEE 719 International Conference on Field-Programmable Technology. 720

721

733

734 735



Shahriar Mirabbasi(S'89–M'96)received the722B.Sc. degree in electrical engineering from Sharif723University of Technology, Tehran, Iran, in 1990, and724the M.A.Sc. and Ph.D. degrees in electrical and com-725puter engineering from the University of Toronto,726Toronto, ON, Canada, in 1997 and 2002, respectively.727

Since August 2002, he has been with the Electrical 728 and Computer Engineering Department, University 729 of British Columbia, Vancouver, BC, Canada, where 730 he is currently an Associate Professor. His current research interests include analog, mixed-signal, and RF 732

integrated circuit design for wireless and wireline applications, sensor interface circuits, and microsystems.

William G. Dunford (S'78-M'81-SM'92) was a student at the Imperial College, London, U.K., and the University of Toronto.

He has been a Faculty Member at the University of Toronto. He has also been with the Royal Aircraft Establishment (now Qinetiq), Schlumberger, and Alcatel. He is currently a faculty member at the University of British Columbia, Vancouver, BC, Canada. He is also the Director of Legend Power Systems, Burnaby, BC, where he has also been active in product development. He has had a long-term interest in

photovoltaic powered systems and is also involved in projects in the automotive and energy harvesting areas.

749 Mr. Dunford has served in various positions on the Advisory Committee of 750 the IEEE Power Electronics Society. He was also the Chair of the IEEE Power Electronics Specialists Conference (PESC) in 1986 and 2001. 751

752

Patrick R. Palmer (M'87) received the B.Sc. and Ph.D. degrees in electrical 753 engineering from the Imperial College of Science and Technology, University 754 of London, London, U.K., in 1982 and 1985, respectively. 755

In 1985, he joined the Department of Engineering, University of Cambridge, 756 Cambridge, U.K., where he became a Reader in electrical engineering in 2005. 757 In 1987, he joined St. Catharine's College, Cambridge. In 2004, he became an 758 Associate Professor in the Department of Electrical and Computer Engineering, 759 University of British Columbia, Vancouver, BC, Canada. His current research 760 interests include the characterization and application of high-power semicon-761 ductor devices, computer analysis, simulation and design of power devices and 762 circuits, and fuel cells. He has extensive publications in his areas of interest and 763 is the holder of two patents.

Dr. Palmer is a Chartered Engineer in the U.K.

764

QUERIES

- Q1: Author: Please provide the IEEE membership details (membership grades and years in which these were obtained), if any,
 for M. Alimadadi.
- 770 Q2. Author: Please provide the expanded form of "ASITIC" in the text.
- Q3. Author: The citation of Fig. 3 in this sentence has been changed to that of Fig. 13. Is it OK?



1

2

3

4

 01^{5}

22

A Fully Integrated 660 MHz Low-Swing Energy-Recycling DC–DC Converter

Mehdi Alimadadi, Samad Sheikhaei, *Student Member, IEEE*, Guy Lemieux, *Senior Member, IEEE*, Shahriar Mirabbasi, *Member, IEEE*, William G. Dunford, *Senior Member, IEEE*, and Patrick R. Palmer, *Member, IEEE*

Abstract—A fully integrated 0.18 µm DC-DC buck converter 6 using a low-swing "stacked driver" configuration is reported in 7 8 this paper. A high switching frequency of 660 MHz reduces filter components to fit on chip, but this suffers from high switching 9 losses. These losses are reduced using: 1) low-swing drivers; 2) 10 supply stacking; and 3) introducing a charge transfer path to de-11 liver excess charge from the positive metal-oxide semiconductor 12 drive chain to the load, thereby recycling the charge. The working 13 prototype circuit converts 2.2 to 0.75-1.0 V at 40-55 mA. Design 14 and simulation of an improved circuit is also included that further 15 16 improves the efficiency by enhancing the charge recycling path, 17 providing automated zero voltage switching (ZVS) operation, and synchronizing the half-swing gating signals. 18

Index Terms—Charge recycling, integrated output filter, low power stacked driver, subgigahertz switching, switch mode DC DC converter.

I. INTRODUCTION

POWER consumption of CMOS digital logic designs has
increased rapidly for the last several years. It has become
an important issue not only in battery-powered applications,
but also in high-performance digital designs due to packaging,
cooling, and energy costs.

In modern high-performance CMOS processors, dynamic voltage and frequency scaling (DVFS) technique is commonly used to save dynamic power according to (1). This equation is an approximation that is commonly used to model dynamic power dissipation in digital circuits [1]

$$P_{\rm dis} = C V_{DD}^2 f_{\rm clk}.$$
 (1)

Manuscript received August 22, 2008; revised November 24, 2008. This paper was presented in part at the IEEE Power Electronics Specialists Conference (PESC) and the Canadian Conference on Electrical and Computer Engineering (CCECE). Recommended for publication by Associate Editor S. Y. (Ron) Hui.

M. Alimadadi, S. Sheikhaei, G. Lemieux, and S. Mirabbasi are with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada (e-mail: mehdia@ece.ubc. ca; samad@ece.ubc.ca; lemieux@ece.ubc.ca; shahriar@ece.ubc.ca; wgd@ece. ubc.ca).

W. G. Dunford is with the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC V6T 1Z4, Canada. He is also with Legend Power Systems, Inc., Burnaby, BC V5A 4N6, Canada (e-mail: wgd@ece.ubc.ca).

P. R. Palmer is with the Department of Engineering, University of Cambridge, Cambridge CB2 1PZ, U.K. (e-mail: prp@eng.cam.ac.uk).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2009.2013624

Here, P_{dis} , C, V_{DD} , and f_{clk} are the total dynamic power dissipation, total capacitance, supply voltage, and clock frequency, respectively.

Although scaling a common supply voltage may be appro-36 priate for many applications, this degrades overall system per-37 formance [2]. Since dynamic power is a quadratic function of 38 voltage, parts of the circuit that are not performance-critical can 39 operate at a reduced supply voltage to save significant energy. 40 This requires an additional ON-chip voltage supply. Another 41 power-saving technique is to employ adaptive body biasing, 42 where additional voltage supplies are used to dynamically ad-43 just transistor threshold voltages between high-performance and 44 low-power modes. Generating these additional supply voltages 45 with an ON-chip power converter rather than OFF-chip can sim-46 plify chip and board design and reduce costs. 47

In integrated power converter designs, smaller inductor and 48 capacitor values are much preferred to save ON-chip area. Con-49 verter design formulas indicate that a higher switching fre-50 quency reduces the size of the passive components needed. 51 However, operating at a high frequency increases switching 52 losses through the energy dissipated in the power MOSFETs 53 and their gate drivers. Overall, these switching losses are a sig-54 nificant part of the total losses of a dc-dc converter. 55

In modern switching converters, zero voltage switching 56 (ZVS) is a common technique to reduce dynamic power loss in 57 the power MOSFET transistors [3], but gate driver loss remains 58 significant. The main idea behind ZVS is to turn ON a power 59 transistor only when the voltage drop across the source/drain ter-60 minals is 0 V, resulting in no power loss because no current can 61 flow. In [4]–[6], the ZVS concept is applied to a high-frequency 62 clock driver for very large scale integration (VLSI) applications, 63 resulting in the integrated clock driver/power converter circuit 64 shown in Fig. 1. This circuit recovers energy stored in the main 65 clock capacitor C_{clk} by delivering the energy to the load R_L , 66 a concept called *energy recycling*, but this does not attempt to 67 save energy used in the "front-end" gate driver chain. 68

In this paper, energy-saving techniques are applied to the 69 front-end drive chain and main power transistors of a fully in-70 tegrated buck converter. Earlier versions of this paper appeared 71 as [7] and [8], where separate chains of inverter gates are used to 72 drive each of the power transistors in the buck converter. The cir-73 cuit combines low-swing drivers and supply stacking techniques 74 to reduce switching losses of the gate driver chain. In addition, 75 the circuit delivers excess charge from the positive metal-oxide 76 semiconductor (PMOS) drive chain to the load, a form of energy 77 recycling, to improve the overall conversion efficiency. 78

Pulse-Width Modulated Clock Clock

Fig. 1. Recycling clock energy with a dc-dc converter (approximate model).



Fig. 2. Circuit diagram of the implemented dc-dc converter prototype with charge-recycling diodes.

79 The behavior of switching converters below a switching frequency of 2 MHz have been previously investigated in [9] 80 and [10], and converter models were introduced that include 81 the nonlinearities and parasitics. On the other hand, [11] is an 82 example of a fully integrated step-down converter fabricated in 83 a 0.18 μ m SiGe RF BiCMOS process. The converter provides 84 a programmable 1.5-2 V output voltage at a 200 mA current 85 rating with a switching frequency of 45 MHz. That design uti-86 lizes a two-stage interleaved ZVS synchronous buck topology 87 and has a maximum efficiency of 65%. 88

This paper improves upon a previous dc–dc converter design by the authors. In [7], a fabricated chip was successfully tested and corresponding simulation and measurement results were reported. In this paper, a new circuit design is simulated to demonstrate improvements to the charge recycling path, ZVS operation, and half-swing gating signal propagation.

This paper is organized as follows. Design ideas are presented in Section II, which also includes idealized timing diagrams and introduces the energy-saving design techniques used. Chip test results are discussed in Section III. Section IV presents improvements based on simulations, and finally, conclusions are made in Section V.

II. CIRCUIT DESIGN 101

102

A. Basic Operation

The circuit diagram of the implemented CMOS-based buck 103 converter is shown in Fig. 2. C_x represents all the parasitic ca-104 pacitances at node V_{inv} including M_p and M_n drain to ground 105 capacitances. When both M_p and M_n are OFF, a positive induc-106 tor current will remove charge from C_x , reducing V_{inv} , whereas 107 a negative inductor current will charge C_x , increasing V_{inv} . 108 When $V_{inv} = 0$, the M_n transistor is turned ON, while when 109 $V_{\rm inv} = V_{DD}$, the M_p transistor is turned ON. In this way, ZVS 110 operation is achieved for both M_n and M_p transistors, respec-111 tively. This can be accomplished by independently driving the 112 transistor gates. 113

114 B. Energy-Saving Design Techniques

In this design, the following energy-saving design techniqueshave been employed.

1) The negative metal-oxide semiconductor (NMOS) and 117 PMOS output transistors have large input gate capaci-118 tances, requiring them to be driven by a chain of tapered 119 inverters referred to here as the front-end drive chain. 120 Separate drive chains are required to allow precise control 121 of the NMOS and PMOS turn-ON and turn-OFF times to 122 achieve ZVS. Despite ZVS, which reduces energy waste 123 in the final NMOS/PMOS pair, significant losses are as-124 sociated with operating the two drive chains and the gates 125 of the output transistors at high switching frequencies. To 126 reduce the energy lost at every transition, each drive chain 127 employs low-swing signaling by swinging only half-rail, 128 between 0 and $V_{DD}/2$ or between $V_{DD}/2$ and V_{DD} for 129 NMOS and PMOS, respectively. This saves a significant 130 amount of energy compared to full-rail switching. How-131 132 ever, the outputs of the low-swing drive chains must turn ON their respective NMOS and PMOS output transistors 133 sufficiently, so it is essential that $V_{DD}/2$ be well above 134 $V_{\text{t-NMOS}}$ and $|V_{\text{t-PMOS}}|$. Here, $V_{\text{t-NMOS}}$ and $V_{\text{t-PMOS}}$ 135 denote the threshold voltage of NMOS and PMOS tran-136 sistors, respectively. To increase overdrive, devices with 137 low threshold voltage (low- V_t) may be used for the NMOS 138 and PMOS output transistors as well as the rest of the drive 139 chain. 140

2) A half-rail swing for both drive chains allows the NMOS 141 142 and PMOS chains to share the common reference voltage of $V_{DD}/2$. This allows energy reuse in the form of voltage 143 supply stacking as shown in Fig. 2. Charge used by the 144 upper PMOS drive chain still has unused potential, so 145 it can be reused by the lower NMOS drive chain. This 146 technique was also used in [12]. A more general case of 147 supply stacking is called charge recycling in [13]. 148

3) The PMOS output transistor M_p in Fig. 2 is three times 149 wider than NMOS output transistor M_n to give similar out-150 put characteristics. As a result, the PMOS drive chain (top 151 152 inverter chain) is much larger and requires approximately three times as much charge to operate than the NMOS 153 drive chain (bottom inverter chain). Consequently, charge 154 accumulates at node V_m , which is stored in the middle 155 capacitor C_m . The excess charge is *recycled* by deliver-156 ing it to the converter output load through the two series 157 diode-connected NMOS transistors, D_1 and D_2 . 158

159 C. Complete Operation

In Fig. 3, the two time periods when both transistors are OFF are characterized as T_{delay1} and T_{delay2} , corresponding to the delay time needed to implement ZVS for the M_n and M_p transistors, respectively. There are four intervals of operation.

164 1) Interval 1 (time 0 to $D \times T_{sw}$): M_p is ON. During this 165 time, the inductor current increases linearly since the volt-166 age across it is constant. At the end of this interval, M_p 167 is turned OFF in accordance with the required converter 168 output voltage (the duty cycle).



Fig. 3. Idealized timing diagram of the internal signals.

- 2) Interval 2 (time $D \times T_{sw}$ to $D \times T_{sw} + T_{delay1}$): Both M_p 169 and M_n are OFF. The charge that is stored in the parasitic 170 capacitance C_x is moved to the output circuit through 171 the inductor, as the inductor current cannot be disrupted 172 abruptly. This results in rapid drop of V_{inv} . In this short 173 period of time, the inductor current can be assumed to be 174 constant, as shown. 175
- 3) Interval 3 (time $D \times T_{sw} + T_{delay1}$ to $T_{sw} T_{delay2}$) 176 starts when the voltage across M_n is close to zero. At 177 this time, the M_n is turned ON under ZVS to provide a 178 low-resistance path for the inductor current. As there is 179 no energy supplied to the system and voltage across the 180 inductor is constant, inductor current decreases linearly 181 and by design reaches some negative value. At this point 182 of time, M_n is turned OFF. 183
- 4) Interval 4 (time $T_{sw} T_{delay2}$ to T_{sw}). Both M_p and M_n 184 are OFF. Parasitic capacitance C_x is charged as the inductor current cannot be disrupted abruptly. This results in increase of V_{inv} . At the end of this interval, V_{inv} is close to V_{DD} and M_p is ready to be turned on under ZVS. 188

Since the size of transistor M_p is set to be three times the 189 size of transistor M_n , and the chain to drive M_p is similarly 190 three times larger than the bottom chain, charge accumulates in 191 the middle capacitor C_m , which should operate near $V_{DD}/2$. 192 In [12], the excess charge is dissipated to ground through an 193 additional regulator forcing node V_m to $V_{DD}/2$. Instead, this 194 paper delivers the extra charge to the converter output circuit 195 to increase efficiency. This task is performed by two series 196

diode-connected NMOS transistors, D_1 and D_2 . These series 197 diode-connected transistors automatically deliver charge to the 198 load when $V_{inv} < (V_m - 2V_t)$ without a need for additional gat-199 200 ing signals. Because the voltage drop across a diode-connected transistor is roughly $V_{DD}/4$, the two diode-connected transis-201 tors in series help ensure V_m drops no lower than $V_{DD}/2$ when 202 M_n is ON and V_{inv} is low. Before this voltage is reached, ac-203 cumulated charge at C_m is removed through the series diode-204 connected transistors by the inductor L_F in the same manner as 205 206 L_F is used to perform ZVS by discharging the capacitance C_x . The voltage divider R_1 and R_2 puts V_m near $V_{DD}/2$ at startup 207 and does not significantly contribute to operational power. 208

Charge recycling occurs during intervals 2 and 4 when both M_p and M_n are OFF and V_{inv} is in transition. In particular, when V_{inv} is rising, there is significant charge stored on the gate of M_p that is discharged through the upper driver to the C_m node at the same time that current is drawn from this node into C_x . When V_{inv} is falling, any additional surplus charge from the top chain of drivers can also be delivered to C_x .

In this design, weak negative feedback helps keep V_m near a 216 stable operating point of $V_{DD}/2$. Since V_m is the supply volt-217 age to the bottom chain, if V_m increases, power drawn by the 218 bottom chain increases, which causes V_m to drop. At the same 219 time, M_n turns ON with a higher V_{gs} , and V_{inv} is pulled closer to 220 the ground, giving D_1 and D_2 a higher V_{gs} , facilitating charge 221 removal from C_m . Similarly, if V_m decreases, the top chain re-222 ceives a higher supply voltage, which results in increasing its 223 power intake and causing V_m to increase. Also, a lower V_m 224 causes D_1 and D_2 to receive lower $V_{
m gs}$, facilitating accumu-225 lation of charge in C_m . Capacitance C_m was chosen to be 20 226 227 times larger than the NMOS C_{gate} to limit ripple at V_m . Using (2) and (3) from [14] as guidelines and considering maximum 228 $I_{LF} = 2I_{out}$, initial L_F and C_F values were chosen and then 229 optimized using ASITIC parameter extraction tools [15] and 230 circuit simulations. The final design uses L_F and C_F values 231 of 4.38 nH and 1.1 nF, respectively, to operate at a switching 232 frequency of 660 MHz with a voltage ripple of less than 5% at 233 50 mA load 2**9**2

$$L_F = \frac{DT_{\rm sw}}{2I_{\rm out}} (V_{DD} - V_{\rm out})$$
⁽²⁾

$$C_F = \frac{(1-D)}{8(\Delta V_{\rm out,pp}/V_{\rm out})L_F f_{\rm sw}^2}.$$
 (3)

Here, $T_{\rm sw}$ is the switching period, $f_{\rm sw}$ is the switching frequency, and $\Delta V_{\rm out,pp}/V_{\rm out}$ is the normalized peak-to-peak output voltage ripple.

238 III. CHIP IMPLEMENTATION AND TEST

239 A. Chip Implementation

The chip was fabricated in 0.18 μ m CMOS. Node V_m , the middle voltage that should remain at $V_{DD}/2$ for supply stacking, is made available OFF-chip to be externally probed or adjusted, if necessary. To keep things simple due to fabrication deadlines, this design does not automatically delay signals to achieve ZVS. Instead, the implementation relies upon the test equipment to



Fig. 4. Chip micrograph.

generate input signals $V_{\text{pmos-in}}$ and $V_{\text{nmos-in}}$ with the appropriate timing [7]. 246

Ideally, a floating signal generator is needed to drive $V_{\text{pmos-in}}$ 248 with respect to V_m , as the crossover gate voltage for the top 249 inverter chain is about $3V_{DD}/4$. However, a floating signal gen-250 erator was not available to the authors, and consequently, sim-251 ulations are done with $V_{
m pmos-in}$ driven with respect to ground 252 to keep the conditions in simulations and tests the same. Since 253 the output of a signal generator is not ideal and has rise and 254 fall times, driving $V_{\text{pmos-in}}$ with respect to the system ground 255 would result in a relatively smaller duty ratio be "seen" by that 256 input node (due to the higher crossover voltage). With the odd 257 number of inverters used in the chain, this causes transistor M_p 258 to be ON for a relatively shorter amount of time that reduces 259 the output voltage of the converter. In both simulation and test, 260 manual tuning was performed to obtain ZVS operation. 261

The chip micrograph is shown in Fig. 4. The 3.4 mm^2 total 262 die area uses 2.5 mm^2 for the converter. Even at 660 MHz, the 263 inductor dominates the area at 1.8 mm². Here, the inductor L_F 264 design is two turns of simple concentric coils implemented in 265 the top four metal layers of the chip. A patterned ground shield 266 (PGS) is implemented using the lowest of the six available 267 metal layers [16]–[18]. The current density is 0.122 mA/ μ m². 268 The value of inductance was extracted using ASITIC [15]. Its 269 value was 4.38 nH, at 660 MHz, with lumped " π " model capac-270 itances of 6.5 pF and a *Q*-factor of 10 at a resonant frequency 271 around 1 GHz. A dc series resistance of 0.7 Ω was also ex-272 tracted. Although there has been some effort in characterizing 273 magnetic cores at frequencies below 1 MHz [19], the design in 274 this paper uses a coreless inductor, because magnetic cores are 275 not available in conventional CMOS processes, and extra steps 276 are needed to implement them on chip. 277

B. Chip Test 278

Testing of this chip was done at $V_{DD} = 2.2$ V. We operate at 279 a higher voltage than the typical 1.8 V for chips fabricated in a 280 0.18 μ m process to emulate the effect of using low- V_t transistors 281 in the design. The CMOS technology we used does not have 282 low- V_t transistors, so our gate drivers and power MOSFETs do 283 not operate as well at 1.8 V. Low- V_t transistors are available in 284 most modern processes. 285

Conversion efficiency and output voltage measurements are 286 presented in Fig. 5. Ten chips were tested, producing the standard error bars shown in the figure. The physical measurements 288



Fig. 5. Measured chip results with standard error (S_E) bars.

required the use of an external supply of 1.1 V connected to 289 V_m because it was higher than the expected voltage of $V_{DD}/2$. 290 However, measurements show that this supply voltage was not 291 delivering any power to the circuit, as it was always sinking cur-292 rent to reduce V_m . The output was adjusted between 0.75 and 293 1 V by varying duty cycle D from 45% to 64% with a fixed 294 $R_{\text{load}} = 18.3 \,\Omega$, resulting in output current of 40–55 mA. Con-295 version efficiency, $P_{\rm out}/P_{\rm in}$, ranges from 25% to 31%. Corre-296 sponding simulation results have been previously reported and 297 were discussed in detail by the authors in [7]. 298

IV. CIRCUIT DESIGN IMPROVEMENTS

300 A. Prototype Limitations

299

The efficiency of the prototype could be improved in a few 301 ways. First, using transistors with a lower gate-threshold voltage 302 would help the gate drivers have a lower ON-state resistance with 303 the low-swing voltage supply. Similarly, transistors M_p and M_n 304 would also have a lower ON-state resistance, thereby reducing 305 the power dissipation of the circuit. In the design kit used, the 306 standard NMOS and PMOS transistors have threshold voltages 307 of roughly 0.4 and -0.5 V, respectively. When operating at a 308 traditional supply voltage of $V_{DD} = 1.8$ V, the transistor gate 309 voltage for an NMOS transistor could be as high as 1.8 V, 310 ensuring it has a low ON-state resistance. However, in this design, 311 the use of stacked drivers limits the highest gate voltage to 1.1 V. 312 Transistors with a lower threshold voltage, say 0.3 and -0.4 V 313 for NMOS and PMOS, respectively, would turn ON faster and 314 harder. On the other hand, using such low- V_t transistors will 315 increase the OFF-state leakage current through the transistors and 316 contribute to increased static power dissipation of the circuit [1]. 317 Second, power is also lost due to the voltage drop across the 318 series diode-connected transistors D_1 and D_2 . These transistors 319 keep the circuit simple, but a more complex circuit could be 320 devised. For example, a circuit in [20] mimics the behavior 321 of a diode using a transistor, where the gate is driven by a 322 voltage comparator sensing V_{DS} . However, any gating circuit 323 used here must operate much more quickly, on the order of tens 324 325 of picoseconds.

Third, ZVS operation of the circuit was implemented by manually adjusting the input signals. A proper circuit would adjust the ZVS delays dynamically based on the circuit conditions. 328

B. Improved Circuit Design

To alleviate the shortcomings of the implemented design, a 330 new circuit is proposed as shown in Fig. 6. Regular transistors 331 and a 2.2 V supply are still being used (in simulation), because low- V_t transistors are not available in our 0.18 μ m design 333 kit. 334

1) Improved Charge Recycling Path: In this proposed design, instead of using two series diode-connected NMOS transistors to transfer the excess charge from node V_m to node V_{inv} , 337 two series-connected PMOS transistors, M_{pm1} and M_{pm2} , are used in a way resembling a logic AND gate. Therefore, when both gating signals are low, these nodes are connected to recycle the excess charge. 341

Looking at the waveforms of V_{nmos} , V_{pmos} , and V_{inv} in Fig. 3, 342 with ZVS for M_n , there is a period of time (interval 2) when 343 both M_p and M_n are OFF and V_{inv} is dropping due to the positive 344 current in the inductor L_F . This is the time slot for recycling. 345 Recycling can happen when V_{nmos} is low and $V_{inv} \leq V_m$. Recy-346 cling cannot happen when V_{nmos} is low and $V_{inv} > V_m$ because 347 no power can flow from V_m to V_{inv} . Another way of looking at 348 the recycling circuit is to consider it a second buck converter, 349 consisting of M_{pm2} , M_{pm1} , and M_n , inside the original con-350 verter. This second buck converter would be operational during 351 the later part of the ZVS for M_n dead time, when $V_{inv} \leq V_m$. 352

Fig. 7 shows the slow fall in V_{inv} under ZVS operation of 353 M_n . While $V_{inv} = V_{DD}$, the voltage on V_m is rising due to the 354 $V_{\rm pmos}$ drive current in the top chain of inverters. When $V_{\rm inv}$ 355 is falling, the fall is slowed for a short period when the series 356 **PMOS** transistors M_{pm1} and M_{pm2} turn ON and C_m and C_x 357 are connected in parallel. During this stage, the voltage V_m is 358 reduced as desired. Once sufficient charge has been removed 359 from C_m , the series PMOS transistors are turned OFF and the 360 fall in V_{inv} proceeds as before. When V_{inv} reaches near 0 V, the 361 NMOS transistor M_n is turned ON. While M_n is ON, V_{inv} might 362 be slightly negative or positive (not shown) due to the direction 363 of the inductor current reversing and the ON-state resistance of 364 the transistor. Afterward, a fast rising edge in V_{inv} is shown, as 365 no ZVS turn-ON delay is employed for the PMOS transistor M_p 366 in Fig. 6. 367

Signals $V_{\rm nmos}$ and $V_{\rm inv}$ are good candidates to drive $M_{\rm pm1}$ 368 and M_{pm2} transistors, but preliminary simulation results show 369 that a shifted V_{inv} with lower amplitude has a better timing. This 370 leads to the use of $V_{\rm nmos}$ and $V_{\rm inv-shift}$ as the gating signals. As 371 shown in Fig. 8, $V_{inv-shift}$ is generated using a simple circuit that 372 resembles a switched capacitor. When $V_{inv} = V_{DD}$, capacitor 373 C_{shift} is charged through diode D_{shift} to $V_{\text{shift}} = V_{DD} - (V_m + V_m)$ 374 $V_{\rm diode}$). When $V_{\rm inv}$ is dropping, $D_{\rm shift}$ will become reverse-375 biased and $V_{\text{inv-shift}} = V_{\text{inv}} - V_{\text{shift}}$. With $V_{DD} = 2.2 \text{ V}, V_m =$ 376 1.1 V, and $V_{\text{diode}} \cong 0.6$ V, then $V_{\text{shift}} = 0.5$ V is achieved. 377

Also, the size of M_{pm2} is smaller than M_{pm1} to avoid loading 378 a small chain (the lower chain) with a big PMOS gate. While 379 the ratio of the transistor sizes is not optimal, as long as the sum 380



Fig. 6. Circuit diagram of the proposed ZVS and charge-recycling circuits for the dc-dc converter (coupling capacitors C_{c1} and C_{c2} are not shown for clarity).



Fig. 7. Idealized timing diagram of the improved circuit diagram (ZVS on one edge only).



Fig. 8. Generating shifted voltage of $V_{inv-shift}$.

of the series resistance is small, power loss in the recycling pathwill be low.

To disable the intrinsic body diodes, the body of $M_{\rm pm1}$ is 383 connected to V_{DD} , which also increases its absolute threshold 384 voltage value. This is another reason for using of $V_{\rm inv-shift}$ rather 385 than V_{inv} as a gating signal. The body of M_{pm2} is connected 386 to its source to keep the threshold voltage intact, but there are 387 periods of time that its body diode is forward-biased. Since 388 $M_{\rm pm1}$ is ON when $V_{\rm inv}$ is low, there would not be any current 389 flowing from V_{inv} to V_m through the (forward biased) body 390 diode of M_{pm2} and the (already turned on) transistor M_{pm1} . 391

392 2) Improved ZVS Operation: The effective duty cycle seen 393 by the power circuit depends on various parameters, among 394 which are the value of voltage V_m , the time delay needed to im-395 plement ZVS, and the existence of stray resistance, capacitance, 396 and inductance in the actual circuit.

The NMOS ZVS implementation introduced in Fig. 6 is an 397 improved version of the implementation presented by the au-398 thors in [4] and [6]. In that design, direct feedback from V_{inv} 399 was used to drive the PMOS transistor that turns ON M_n . Be-400 cause the gating signal to the NMOS transistor that turns OFF 401 M_n was out of phase with the feedback signal, there could have 402 been a period of time that both the driver PMOS and NMOS 403 transistors are ON. To circumvent this problem, the supply to the 404 lower driver inverter was taken from the $V_{\rm pmos}$ node, which was 405 swinging between V_{DD} and zero. 406

In the circuit shown in Fig. 6, a complete logic NOR gate 407 is implemented inside the driver inverter chain. This performs 408 ZVS by gating $M_{\rm pd1}$ using $V_{\rm inv}$. The two NMOS transistors in 409 the logic can have the same size as the original inverter NMOS 410



Fig. 9. ZVS logic and circuitry for M_p .

transistor they replace, but the size of the PMOS transistorsshould be doubled to keep the drive effort as before.

413 In Fig. 6, size of the inductor L_F is reduced from 4.38 to 414 2.2 nH to increase the peak-to-peak value of the current in the 415 inductor. This would increase the built-up current in L_F and 416 facilitates the discharging/charging of C_x .

The ZVS circuit for the PMOS transistor M_p is the dual of 417 the ZVS circuit for the NMOS transistor M_n and is shown in 418 Fig. 9. To implement ZVS for M_p , a negative inductor current 419 is needed. That means for a specific dc output current, a higher 420 peak-to-peak inductor current will be observed; thus, the rms 421 value of the current is increased, which will result in increased 422 resistive losses in the system. On the other hand, ZVS for the 423 PMOS transistor will reduce dynamic losses in the source-424 drain circuit of M_p and a smaller inductor is required. Thus, 425 ZVS for PMOS may or may not provide a net reduction of 426 power consumption depending on the operating conditions of 427 the system. 428

It is necessary to disable the M_p ZVS circuitry and charge 429 up C_x when no negative inductor current is present, such as 430 at system start-up. At the start-up, the ZVS circuit must wait 431 for the load voltage to rise so that a negative inductor current 432 can occur to charge up C_x and bring up V_{inv} . To detect start-up 433 conditions, V_{out} can be sensed using a voltage comparator to 434 produce the gating signal V_{start} , which disables ZVS for M_p 435 and charges C_x at the correct time. 436

437 3) Improved Half-Swing Gating Signal Propagation: In this 438 improved design, the ZVS circuitry will automatically recycle 439 charge and delay turning ON M_p or M_n according to conditions 440 at V_{inv} . This alleviates the need for external control signals to in-



Fig. 10. Use of capacitive coupling to reduce skew.



Fig. 11. Simulated effect of C_c on the relative skew of the gating signals.

corporate the required delays. Instead, control signals V_{pmos} and 441 V_{nmos} should be as closely synchronized as possible. However, 442 voltage supply mismatch caused by variation of V_m or noise in 443 V_{DD} or ground can result in unequal propagation delays through 444 the driver chains, causing V_{pmos} and V_{nmos} to arrive at different 445 times than intended. In general, this condition is referred to as 446 signal skew. 447

To circumvent skew, capacitive coupling is used to synchronize the signals [21] as shown in Fig. 10. The size of the coupling capacitors is determined such that when the signal in one side of the capacitor is changing, the other side will change as well. 451

The low-swing circuit of Fig. 10 is simulated with different 452 values of C_c . As shown in Fig. 11, the use of coupling capacitors 453 reduces the time difference between the rising edge of signals 454 $V_{\rm pmos}$ and $V_{\rm nmos}$. Based on the curves in Fig. 11, a value of 455 1 pF is chosen for C_c , resulting in a short skew of about -20 ps 456 between the two gating signals. However, in this short interval 457 of time, both M_p and M_n are OFF, avoiding any possible short 458 circuit from V_{DD} to the ground. Coupling capacitors $C_{c1} = 1 \text{ pF}$ 459 and $C_{c2} = 4$ pF are also used in Fig. 6, but not shown here for 460 clarity. 461

C. Simulation of the Improved Circuit

The fully featured circuit is simulated to provide voltage and 463 current waveforms. The simulated circuit is shown in Fig. 6, 464 except transistor sizes are slightly adjusted due to the use of 465



Fig. 12. Simulated voltage waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).



Fig. 13. Simulated current waveforms of Fig. 6 with M_p ZVS circuitry of Fig. 9 ($L_F = 1.1$ nH).

ZVS circuitry for M_p shown in Fig. 9. Simulated waveforms are 466 provided in Figs. 12 and 13 running at $I_{out} = 50 \text{ mA}, D = 50\%$, 467 and $L_F = 1.1 \text{ nH}$ with ZVS for M_p and M_n . In this simulation, 468 the value of L_F is chosen so that a negative inductor current, 469 which is needed for proper operation of ZVS for M_p , would be 470 provided. At this operating point, $V_m = 1.13 \text{ V}$, $V_{\text{out}} = 0.95 \text{ V}$, 471 and $\eta = 38.3\%$. For proper operation of the circuit with ZVS 472 for both M_p and M_n , the duty cycle range is limited between 473 50% and 60%. As can be observed in Fig. 12, the stacked low-474 swing driver design results in $V_{\rm pmos}$ swing between V_{DD} and 475 $V_{DD}/2$, and V_{nmos} swing between $V_{DD}/2$ and zero. Also, note 476 that these two gating signals are active at nonoverlapping times 477 478 due to the ZVS circuitry. Comparing Fig. 12 to Fig. 13, the latter shows idealized voltage waveforms with V_{inv} at a higher than 479 50% duty cycle.

Q3 480

Fig. 13 shows the reversing inductor current. The current, which contains a net positive dc component, goes negative for the ZVS operation of M_p . Taken together with Fig. 12, which



Fig. 14. Simulated efficiency versus output voltage for four variants of Fig. 6 ($L_F = 2.2$ nH).

illustrates the delayed rise of $V_{\rm nm\,os}$ and the delayed fall of 484 $V_{\rm pmos}$, this result indicates that ZVS operation for M_n and 485 M_p is functioning correctly. In Fig. 13, the current through the 486 recycling path and the current through M_n are out of phase, 487 which indicates that recycled charge is not lost through M_n 488 but it goes through the inductor to the load. In the graphs of 489 Figs. 12 and 13, it should be noted that while the inductor 490 current is smooth, transistor M_n current is not since the current 491 is charging/discharging stray capacitances between the source 492 and drain terminals of M_n . 493

To evaluate the benefits of driver charge recycling, four vari-494 ants of the circuit were simulated: 1) baseline converter us-495 ing two full-swing drivers; 2) low-swing/stacked drive chain 496 is added and only ZVS for M_n is implemented; 3) recycling 497 diode-connected NMOS transistors and C_m are added to 2) to 498 recycle energy; and 4) recycling PMOS transistors and C_m are 499 added to 2) to recycle energy. Only in 2), a supply voltage of 500 $V_{DD}/2$ is connected to node V_m to keep it stable, otherwise 501 V_m would rise. Simulations show that this voltage supply sinks 502 (consumes) about 20 mA of current, which adds to the power 503 consumption of the converter circuit itself. 504

Simulations of these four circuits are performed at a fixed load 505 current of $I_{out} = 100 \text{ mA}$ and $L_F = 2.2 \text{ nH}$, and the results are 506 shown in Figs. 14 and 15. In these simulations, the value of L_F is 507 chosen so that the duty cycle range in which the converter circuit 508 is operational with full swing V_{inv} is increased. As a result, 509 ZVS for M_p is not employed since the inductor current does not 510 reverse. The simulated waveforms were examined individually 511 and data points corresponding to full swing V_{inv} are reported. 512 $(V_{inv}$ is considered to be full swing when its maximum value is 513 above 2.0 V and its minimum value is below 0.2 V.) To make the 514 task of comparing different variants of the circuit at each output 515 voltage (and thus power) level easier, Fig. 14 shows efficiency 516 as a function of output voltage while Fig. 15 shows the output 517 voltage as a function of duty cycle. 518

As expected, the circuit with all the options 4) has the highest 519 efficiency. Thus, using recycling transistors will improve the 520



Fig. 15. Simulated output voltage versus duty cycle for four variants of Fig. 6 ($L_F = 2.2$ nH).

TABLE IPOWER CONSUMPTION BREAKDOWN OF FIG. 6 ($L_F = 2.2 \text{ nH}$)

Component	Power (mW)
Total input power intake (taken from V_{DD1} and V_{DD2})	188
Power circuit intake (taken from V _{DD2})	137
Power circuit consumption (adding up the losses in power circuit components and the output power)	145
Driver circuit power intake (taken from V_{DD1}) (includes top and bottom chains, M_n ZVS circuitry and recycling path transistors M_{pm1} and M_{pm2})	50
Top chain power intake (taken from V_{DD1} with respect to V_m)	21
Bottom chain power intake (taken from V_m) (includes M_n ZVS circuitry)	13
Recycling path PMOS transistors M _{pm1} and M _{pm2} losses	16
Transistor M_{ρ} losses	38
Transistor M _n losses (under ZVS operation)	2.5
Capacitor C _F losses	Negligible
Inductor L _F losses	7.5
Output power delivered (to load R _L)	97

efficiency compared to the other variants of the circuit. Also, 521 using low-swing drivers with ZVS for M_n will improve the 522 efficiency compared to the full-swing circuit. The baseline full 523 swing has the worst performance. For example, at an output 524 voltage of 1 V, the efficiency of the circuits are: 1) baseline: 22%; 525 2) low-swing drivers with ZVS: 46%; 3) low-swing drivers with 526 527 ZVS and energy recycling diode-connected NMOS transistors: 49%; and 4) low-swing drivers with ZVS and energy recycling 528 PMOS transistors: 52%. Thus, the efficiency improves from 529 22% to 52% with the energy-saving design methodology of 530 using low-swing drivers with ZVS and energy recycling PMOS 531 transistors. While the ZVS circuitry improves the efficiency 532 of the circuit, the added components to implement ZVS still 533 contribute to the driver losses. Thus, it is important to keep the 534 ZVS timing circuitry neat and simple. 535

Simulated power consumption of various components of 536 the circuit in Fig. 6, at nominal output current of 100 mA 537 and 50% duty cycle, with $L_F = 2.2$ nH and ZVS for M_p 538 disabled, is shown in Table I. Power circuit components are 539 M_p, M_n, L_F, C_F , and the load. As in other simulations in this 540 paper, an ASITIC [15] extracted model and an NMOS transistor 541 model are used for the inductor L_F and for the capacitor C_F , re-542 spectively, which ensures that the parasitic losses of these com-543 ponents are accounted for. For the power circuit, power taken 544 from V_{DD2} is less than power calculated by adding up the out-545

put power and losses in the power circuit components, because 546 there is a second path for energy to get into the power circuit 547 and that is through the recycling transistors, confirming the func-548 tioning energy recycling. The driver circuit consists of the top 549 and bottom chain of inverters, including M_n ZVS circuitry and 550 recycling path transistors M_{pm1} and M_{pm2} . The driver circuit 551 is the biggest single consumer of power with 50 mW, justifying 552 our close attention to this part of the circuit. Power transistor M_n 553 is the second highest with 38 mW and the recycling transistors 554 path is third with 16 mW power consumption. Because of the 555 ZVS operation, the transistor M_n is ON for a shorter period of 556 time, and when ON, it has a lower current level; thus, it con-557 sumes only 2.3 mW. In this simulation, the power consumption 558 of the top chain is less than twice the bottom chain. The reasons 559 are that although the size of the top chain is about twice the 560 bottom chain, V_m is higher than $V_{DD}/2$ and the ZVS circuitry 561 consumes some power itself. 562

The circuit of Fig. 6 is basically a buck converter, with a 563 reversing but effectively continuous current in the inductor. In 564 (4), f_c denotes the corner frequency of the output *LC* filter [14]. 565 Simulation results confirm that the output ripple is around 5% 566 for all variants of the circuit 567

$$\frac{\Delta V_{\text{out,pp}}}{V_{\text{out}}} = \frac{\pi^2}{2} (1 - D) \left(\frac{f_c}{f_{\text{sw}}}\right)^2.$$
 (4)

V. CONCLUSION

The low-swing buck converter design presented here demon-569 strates the operation of a 660 MHz converter implemented in 570 a 0.18 μ m process, including ON-chip passives. The measured 571 efficiency obtained is promising for such a prototype and for 572 such a high switching frequency. However, the most important 573 result is that energy recycling has been shown to be an essential 574 and practical way to reduce energy loss in the front-end drive 575 chain and boost overall conversion efficiency. An improved re-576 cycling circuitry was also proposed that further improves the 577 efficiency of the implemented circuit. The lack of low- V_t tran-578 sistors in the prototype reduced the effectiveness of the energy 579 saving, although some saving is evident. Low- V_t transistors are 580 expected to be increasingly available in standard design kits as 581 the methods employed here become commonplace. 582

The chip area consumed by the converter is dominated by the inductance even at 660 MHz. The ON-chip inductor in the fabricated circuit was designed for an rms current of 50 mA. This represents a power to area ratio of 50 mW/2.5 mm².

Ultimately, the switching frequency has to be increased to 587 reduce the size of the passive components, making ON-chip 588 filter components practical. While this implies more switching 589 losses, the steps presented here to reduce the driver power losses 590 mitigate the adverse effects of a high switching frequency. Con-591 sequently, it is expected that such high-frequency designs will 592 become of interest in a wide range of integrated circuit ap-593 plications. The principles developed here are part of a range 594 of low-energy methods, which will in time allow chips to be 595 powered in an efficient way. 596

REFERENCES

- [1] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits*, 2nd ed. Upper Saddle River, NJ: Pearson Education International, 2003.
- [2] N. Dragone, A. Aggarwal, and L. R. Carley, "An adaptive on-chip voltage regulation technique for low-power applications," in *Proc. IEEE Int. Symp. Low Power Electron. Design (ISLPED)*, 2000, pp. 20–24.
- [3] A. J. Stratakos, S. R. Sanders, and R. W. Brodersen, "A low-voltage CMOS
 DC-DC converter for a portable battery-operated system," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)*, 1994, pp. 619–626.
- [4] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, and P. Palmer, "A
 3GHz Switching DC-DC converter using clock-tree charge-recycling in
 90 nm CMOS with integrated output filter," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, Feb. 2007, pp. 532–533.
- [5] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 W. Dunford, "Energy recovery from high-frequency clocks using DC-DC
 converters," in *Proc. IEEE Int. Symp. Very Large Scale Integr. (ISVLSI)*,
 2008, pp. 162–167.
- [6] M. Alimadadi, "Recycling clock network energy in high-performance digital designs using on-chip DC-DC converters," Ph.D. dissertation, Dept.
 Electr. Comput. Eng., Univ. British Columbia, Vancouver, BC, Canada,
 2008.
- [7] M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, P. Palmer, and
 W. Dunford, "A 660 MHz ZVS DC-DC converter using gate-driver chargerecycling in 0.18μm CMOS with an integrated output filter," in *Proc. IEEE Power Electron. Spec. Conf. (PESC)*, 2008, pp. 140–146.
- [8] G. Lemieux, M. Alimadadi, S. Sheikhaei, S. Mirabbasi, and P. Palmer,
 "SoC Energy savings = reduce + reuse + recycle: A case study using a
 660 MHz DC-DC converter with integrated output filter," in *Proc. IEEE Can. Conf. Electr. Comput. Eng. (CCECE)*, 2008, pp. 947–950.
- [9] Y. Qiu, M. Xu, J. Sun, and F. C. Lee, "A generic high-frequency model for the nonlinearities in buck converters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1970–1977, Sep. 2007.
- [10] G. Spiazzi, P. Mattavelli, and L. Rossetto, "Effects of parasitic components in high-frequency resonant drivers for synchronous rectification MOSFETs," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2082–2092, Jul. 2008.
- [11] S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A multistage interleaved synchronous buck converter with integrated output filter in 0.18 μm SiGe process," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2164–2175, Nov. 2007.
- [12] J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, "A 4 μA-quiescentcurrent dual-mode buck converter IC for cellular phone applications,"
 in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2004, pp. 280– 283.
- [13] S. Rajapandian, K. L. Shepard, P. Haucha, and T. Karnik, "High-voltage power delivery through charge recycling," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1400–1410, Jun. 2006.
- [14] N. Mohan, T. M. Undeland, and W. P. Robins, *Power Electronics Converters Application and Design*, 2nd ed. New York: Wiley, 1995.
- [15] A. M. Niknejad and R. G. Meyer, "Analysis, design, and optimization of
 spiral inductors and transformers for Si RF IC's," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1470–1481, Oct. 1998.
- [16] C. Yue and S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," *IEEE J. Solid-State Circuits*, vol. 33, no. 5, pp. 743–752, May 1998.
- [17] J. N. Burghartz, "Progress in RF inductors on silicon-understanding sub strate losses," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 1998,
 pp. 523–526.
- [18] J. N. Burghartz, D. C. Edelstein, M. Soyuer, H. A. Ainspan, and K.
 A. Jenkins, "RF circuit design aspects of spiral inductors on silicon," *IEEE J. Solid-State Circuits*, vol. 33, no. 12, pp. 2028–2034, Dec.
 1998.
- [19] W. Shen, F. Wang, D. Boroyevich, and C. W. Tipton, "Loss characterization and calculation of nanocrystalline cores for high-frequency magnetics applications," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 475–484, Jan. 2008.
- [20] T. Y. Man, P. K. T. Mok, and M. Chan, "A CMOS-control rectifier
 for discontinuous-conduction mode switching DC-DC converters," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2006, pp. 358–
 359.
- [21] J. Y. Park and M. P. Flynn, "A low jitter multi-phase PLL with capacitive coupling," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, 2006, pp. 753–756.



Mehdi Alimadadi received the B.A.Sc. degree from671Iran University of Science and Technology, Tehran,672Iran, in 1989, and the M.A.Sc. and Ph.D. degrees673from the University of British Columbia (UBC),674Vancouver, BC, Canada, in 2000 and 2005,675respectively.676

He was an Electrical Design Engineer for a couple of companies in Toronto, ON, Canada, during 678 2000–2004. In 2007, he was a Part-Time Consultant 679 for a local company. He is currently a Postdoctoral 680 Fellow at the Electrical and Computer Engineering 681

Department (ECE), UBC, where he is engaged in advanced high-frequency UPS systems. His current research interests include ON-chip power management, switching power converters, and DSP-based digital controllers. 684

Dr. Alimadadi was a recipient of the MITACS ACCELERATE grant. He is also a Registered Professional Engineer (P.Eng.) in the Province of British Columbia, Canada. 687

688



Samad Sheikhaei (S'02) received the B.Sc. and
M.Sc. degrees in electrical engineering from Sharif
University of Technology, Tehran, Iran, in 1996
691
and 1999, respectively, and the Ph.D. degree from
the University of British Columbia, Vancouver, BC,
693
Canada, in 2008.694

He was engaged in research and design engineering at Sharif University of Technology. He also worked in industry for a couple of years. He then joined the System-on-Chip Research Laboratory, University of British Columbia, where he is 699

currently a member of the Microsystems and Nanotechnology Group, and is engaged in the field of nanodevices and microelectromechanical systems. His current research interests include high-speed analog-to-digital converters, highspeed serial links, and ON-chip dc–dc power converters. 703



Guy Lemieux (S'91–M'04–SM'08) received the705B.A.Sc. degree in engineering science, and the706M.A.Sc. and Ph.D. degrees in electrical and computer707engineering from the University of Toronto, Toronto,708ON, Canada.709

In 2003, he joined the Electrical and Computer Engineering Department, University of British Columbia, Vancouver, BC, Canada, where he is currently an Assistant Professor. He is a coauthor of the book *Design of Interconnection Networks for Programmable Logic* (Kluwer, 2004). His current re-715

search interests include computer-aided design algorithms, very large scale integration (VLSI) and system-on-a-chip (SoC) circuit design, field-programmable gate array (FPGA) architectures, and parallel computing. 718

Dr. Lemieux was a recipient of the Best Paper Award at the 2004 IEEE 719 International Conference on Field-Programmable Technology. 720

721



Shahriar Mirabbasi(S'89–M'96)received the722B.Sc. degree in electrical engineering from Sharif723University of Technology, Tehran, Iran, in 1990, and724the M.A.Sc. and Ph.D. degrees in electrical and com-725puter engineering from the University of Toronto,726Toronto, ON, Canada, in 1997 and 2002, respectively.727

Since August 2002, he has been with the Electrical 728 and Computer Engineering Department, University 729 of British Columbia, Vancouver, BC, Canada, where 730 he is currently an Associate Professor. His current research interests include analog, mixed-signal, and RF 732

integrated circuit design for wireless and wireline applications, sensor interface circuits, and microsystems.

597



William G. Dunford (S'78-M'81-SM'92) was a student at the Imperial College, London, U.K., and the University of Toronto.

He has been a Faculty Member at the University of Toronto. He has also been with the Royal Aircraft Establishment (now Qinetiq), Schlumberger, and Alcatel. He is currently a faculty member at the University of British Columbia, Vancouver, BC, Canada. He is also the Director of Legend Power Systems, Burnaby, BC, where he has also been active in product development. He has had a long-term interest in

747 photovoltaic powered systems and is also involved in projects in the automotive 748 and energy harvesting areas.

749 Mr. Dunford has served in various positions on the Advisory Committee of 750 the IEEE Power Electronics Society. He was also the Chair of the IEEE Power Electronics Specialists Conference (PESC) in 1986 and 2001. 751

752

736

737

742

744

Patrick R. Palmer (M'87) received the B.Sc. and Ph.D. degrees in electrical 753 engineering from the Imperial College of Science and Technology, University 754 of London, London, U.K., in 1982 and 1985, respectively. 755

In 1985, he joined the Department of Engineering, University of Cambridge, 756 Cambridge, U.K., where he became a Reader in electrical engineering in 2005. 757 In 1987, he joined St. Catharine's College, Cambridge. In 2004, he became an 758 Associate Professor in the Department of Electrical and Computer Engineering, 759 University of British Columbia, Vancouver, BC, Canada. His current research 760 interests include the characterization and application of high-power semicon-761 ductor devices, computer analysis, simulation and design of power devices and 762 circuits, and fuel cells. He has extensive publications in his areas of interest and 763 is the holder of two patents. 764

Dr. Palmer is a Chartered Engineer in the U.K.

- 765 766

QUERIES

- Q1: Author: Please provide the IEEE membership details (membership grades and years in which these were obtained), if any,
 for M. Alimadadi.
- 770 Q2. Author: Please provide the expanded form of "ASITIC" in the text.
- Q3. Author: The citation of Fig. 3 in this sentence has been changed to that of Fig. 13. Is it OK?

