Timing Analysis

Timing analysis is the process of verifying that the timing requirements of each chip in a circuit are met. Unless all timing requirements are met the circuit may fail to operate properly under some conditions.

After this lecture you should be able to draw a timing diagram for a simple circuit, derive expressions for a chip's timing requirements from the timing diagram and compute the slack (margin) for each requirement based on clock periods and the guaranteed responses of the other components.

Timing Specifications

All timing specifications are measured between transitions from low to high (rising edge) or high to low (falling edge) – of a chip's inputs and outputs.

We will classify an IC's timing specifications into two types: (1) timing requirements and (2) guaranteed responses.

*Guaranteed responses*¹ are delays between an edge on an input (or output) signal and the transition to the correct level on an *output* signal. A chip's manufacturer guarantees that this specification will always be true if the chip is operated within it's recommended limits. Typical examples of guaranteed responses are propagation delays and access times.

Timing requirements are the time relationships between a transition on an output (or input) signal and the transition to the correct level on an *input* signal. A manufacturer guarantees the correct logical operation of the IC only if all of the requirements are met. Typical examples of timing requirements are setup and hold times.

A simple rule to distinguish between the two is: Timing requirements are measured *to* an edge on an input signal while and guaranteed responses are measured *to* an edge on an output signal.

The diagram below shows the simplest examples of the two types of circuits: a logic gate (an example of a combinational circuit) and a D flip-flop (an example of a sequential circuit):



¹This is not a standard term, I use it to avoid ambiguity.

and the diagram below shows the three most common timing specifications:



The most common guaranteed response is the *propagation delay* which is the maximum delay between a change in the input and the correct value appearing at the output. A similar guaranteed response during a device read cycle is the *access time*. This is typically measured from the address, chip-select, or output-enable signals changing to when the data outputs become valid.

The most common timing requirements are the *setup time* and *hold time* which are the minimum durations that the data input to a flip-flop has to be at the desired value before and after the relevant clock edge. Setup and hold times also apply to device write cycles. These are typically measured between the address, data, or control signals changing to the edge of the clock or other signal that ends the write cycle. **Exercise 1:** Which of the three basic specifications (delay, setup and hold times) would apply to a multiplexer? When writing a control port on a chip?

During read cycles the data output by a one device is loaded into another. Thus read cycle timing specifications usually include requirements similar to setup and hold times. Similarly, during write cycles the data output by one device is loaded into another device. Thus write cycle timing specifications usually include guaranteed responses similar to propagation delays. Often the manufacturer will quote timing requirements relative to clock edges rather than to read or write strobe edges. In addition to the three fundamental specifications many chips may either require or guarantee a minimum/maximum *pulse widths* on certain signals and/or minimum/maximum *cycle times* (waveform period) or frequencies.

Timing Diagram Conventions

Timing diagrams help to clarify the meanings of timing specifications by labelling the times between signal transitions ("edges") using symbols from tables of timing specifications.

Some conventions used in timing diagrams are:

- high and low levels shown at the same time indicate the signal is not changing but can have either value (e.g. a data signal)
- shading between two levels indicates that the value is allowed to change during this time
- a line half-way between the two logic levels indicates that the signal is in high-impedance ("tristate") state
- arrows drawn between transitions on different signals show that one signal transition causes or affects another
- sloped transitions between levels allow references to the signal reaching a low (V_{OL}/V_{IL}) or high (V_{OH}/V_{IH}) value

It is important to understand that timing diagrams are *not* drawn to scale. This allows chips with different specifications to share the same timing diagram, allows small delays to be shown more clearly and also allows the same label on the diagram to refer to both maximum and minimum values. You can't even rely on the timing diagram to show the order in which signal transitions will happen.

Timing Analysis

Timing analysis should be part of every digital system design. After a preliminary circuit design the designer must verify that all timing requirements for all devices will be met. It is not sufficient to build a prototype and demonstrate that it works properly since the actual timing characteristics will vary from chip to chip and as a function of temperature and supply voltage. If a timing analysis is not done before a design is put into production the consequences could be serious.

In the past, this analysis was done by hand or using a spreadsheet. For FPGA-based designs, timing analysis software is used and the designer's job is to specify the timing constraints in SDC syntax.

If any of the slacks (margins) are negative then the chip's timing requirements are not met and the design must be changed. Typical changes include:

- · reducing the clock frequency
- · registering signals to extend them
- adding wait states (for bus-based designs)
- using redundant logic gates to add small delays (poor practice)

Example

As a simple but complete example, consider a simple state machine where a combinational circuit computes the next state based on the current state and the input:



Exercise 2: Draw separate timing diagrams for the flip-flop and the combinational circuit. Assume the flip-flops require a minimum setup time, t_s , of 20ns and a minimum hold time, t_h of 0 ns. Assume the maximum clock-to-output propagation delay for the flip-flop is $t_{CO} = 5$ ns (again, with no minimum). Assume that the maximum propagation delay through the combinational logic circuit is guaranteed to be a maximum of $t_{PD} = 20$ ns, and there is no minimum for t_{PD} . Label the timing diagrams with each of these specifications.

Exercise 3: Draw a timing diagram for the complete circuit. It should include the clock CLK, the flip-flop's output, Q, and its input, D. Indicate cause–effect relationships between the signal edges using arrows.

Derive expressions for each timing requirement in terms of the clock period and guaranteed timing specifications for a clock frequency of 10 MHz. Substitute the actual values and compute the remaining margin. Will this circuit operate properly as far as timing is concerned? What if the hold time requirement was 5 ns?