#### INSTRUCTION SET DESCRIPTIONS

### intപ്പം

#### APPENDIX C INSTRUCTION SET DESCRIPTIONS

This appendix provides reference information for the 80C186 Modular Core family instruction set. Tables C-1 through C-3 define the variables used in Table C-4, which lists the instructions with their descriptions and operations.

#### Table C-1. Instruction Format Variables

Variable	Description
dest	A register or memory location that may contain data operated on by the instruction, and which receives (is replaced by) the result of the operation.
src	A register, memory location or immediate value that is used in the operation, but is not altered by the instruction
target	A label to which control is to be transferred directly, or a register or memory location whose content is the address of the location to which control is to be transferred indirectly.
disp8	A label to which control is to be conditionally transferred; must lie within -128 to +127 bytes of the first byte of the next instruction.
accum	Register AX for word transfers, AL for bytes.
port	An I/O port number; specified as an immediate value of 0–255, or register DX (which contains port number in range 0–64K).
src-string	Name of a string in memory that is addressed by register SI; used only to identify string as byte or word and specify segment override, if any. This string is used in the operation, but is not altered.
dest-string	Name of string in memory that is addressed by register DI; used only to identify string as byte or word. This string receives (is replaced by) the result of the operation.
count	Specifies number of bits to shift or rotate; written as immediate value 1 or register CL (which contains the count in the range 0–255).
interrupt-type	Immediate value of 0–255 identifying interrupt pointer number.
optional-pop-value	Number of bytes (0–64K, ordinarily an even number) to discard from the stack.
external-opcode	Immediate value (0-63) that is encoded in the instruction for use by an external processor.

Operand	Description
reg	An 8- or 16-bit general register.
reg16	An 16-bit general register.
seg-reg	A segment register.
accum	Register AX or AL
immed	A constant in the range 0–FFFFH.
immed8	A constant in the range 0-FFH.
mem	An 8- or 16-bit memory location.
mem16	A 16-bit memory location.
mem32	A 32-bit memory location.
src-table	Name of 256-byte translate table.
src-string	Name of string addressed by register SI.
dest-string	Name of string addressed by register DI.
short-label	A label within the -128 to +127 bytes of the end of the instruction.
near-label	A label in current code segment.
far-label	A label in another code segment.
near-proc	A procedure in current code segment.
far-proc	A procedure in another code segment.
memptr16	A word containing the offset of the location in the current code segment to which control is to be transferred.
memptr32	A doubleword containing the offset and the segment base address of the location in another code segment to which control is to be transferred.
regptr16	A 16-bit general register containing the offset of the location in the current code segment to which control is to be transferred.
repeat	A string instruction repeat prefix.

Table C-2. Instruction Operands

C-1

C-2

intəl،

#### INSTRUCTION SET DESCRIPTIONS

Table C-3. Flag Bit Functions

Name	Function
AF	Auxiliary Flag:
	Set on carry from or borrow to the low order four bits of AL; cleared otherwise.
CF	Carry Flag:
	Set on high-order bit carry or borrow; cleared otherwise.
DF	Direction Flag:
	Causes string instructions to auto decrement the appropriate index register when set. Clearing DF causes auto increment.
IF	Interrupt-enable Flag:
	When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector specified location.
OF	Overflow Flag:
	Set if the signed result cannot be expressed within the number of bits in the destination operand; cleared otherwise.
PF	Parity Flag:
	Set if low-order 8 bits of result contain an even number of 1 bits; cleared otherwise.
SF	Sign Flag:
	Set equal to high-order bit of result (0 if positive, 1 if negative).
TF	Single Step Flag:
	Once set, a single step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt.
ZF	Zero Flag:
	Set if result is zero; cleared otherwise.

#### INSTRUCTION SET DESCRIPTIONS

intəl،

Name	Description	Operation	Flags Affected
AAA	ASCII Adjust for Addition: AAA Changes the contents of register AL to a valid unpacked decimal number; the high-order hall-byte is zeroed. Instruction Operands: none	$      if \qquad \qquad$	AF ✓ CF ✓ DF – IF – OF ? PF ? SF ? TF – ZF ?
AAD	ASCII Adjust for Division: ADD Modifies the numerator in AL before dividing two valid unpacked decimal operands so that the quotient produced by the division will be a valid unpacked decimal number. AH must be zero for the subsequent DIV to produce the correct result. The quotient is returned in AL, and the remainder is returned in AL, both high- order half-bytes are zeroed. Instruction Operands:	$(AL) \leftarrow (AH) \times 0AH + (AL)$ $(AH) \leftarrow 0$	AF ? DF - IF - OF ? PF ~ SF ~ TF - ZF ~
AAM	none ASCII Adjust for Multiply:	$(AH) \leftarrow (AL) / OAH$	AF ? CF ?
	AAM Corrects the result of a previous multi- plication of two valid unpacked decimal operands. A valid 2-digit unpacked decimal number is derived from the content of AH and AL and is returned to AH and AL. The high-order half-bytes of the multiplied operands must have been 0H for AAM to produce a correct result.	$(AL) \leftarrow (AL) \% 0AH$	DF - IF - OF ? PF ¥ SF ¥ TF - ZF ¥
	Instruction Operands:		1
	none		

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
AAS	ASCII Adjust for Subtraction: AAS Corracts the result of a previous subtraction of two valid unpacked decimal operand must have been specified as register AL). Changes the content of AL to a valid unpacked decimal number; the high-order hall-byte is zeroed. Instruction Operands:		AF ✓ CF ✓ DF – IF – OF ? PF ? SF ? TF – ZF ?
ADC	none Add with Carry: ADC dest, src Sums the operands, which may be bytes or words, adds one if CF is set and replaces the destination operand with the result. Both operands may be signed or unsigned binary numbers (see AAA and DAA). Since ADC incor- porates a carry from a previous operation, it can be used to write routines to add numbers longer than 16 bits. Instruction Operands: ADC reg, reg ADC reg, mem ADC reg, immed ADC me, immed ADC accum, immed		AF + CF + DF - OF + OF + PF + SF + TF - ZF +

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed of the flag is updated after the instruction is executed

### intപ്പം

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
ADD	Addition: ADD dest. src	$(\text{dest}) \gets (\text{dest}) + (\text{src})$	AF ✓ CF ✓
	Sums two operands, which may be bytes or words, replaces the destination operand. Both operands may be signed or unsigned binary numbers (see AAA and DAA).		DF - IF - OF ✓ PF ✓ SF ✓ TF -
	Instruction Operands:		ZF ✓
	ADD reg, reg ADD reg, mem ADD mem, reg ADD reg, immed ADD mem, immed ADD accum, immed		
AND	And Logical:	(dest) ← (dest) and (src)	AF ?
	AND dest, src Performs the logical "and" of the two operands (byte or word) and returns the result to the destination operand. A bit in the result is set if both corre- sponding bits of the original operands are set; otherwise the bit is cleared.	$(CF) \leftarrow 0$ $(OF) \leftarrow 0$	CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
	Instruction Operands:		21 7
	AND reg, reg AND reg, mem AND mem, reg AND reg, immed AND mem, immed AND accum, immed		

The three symbols used in the Flags Affected column are defined as follows: – the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

C-5

C-6

# intപ്പം

#### INSTRUCTION SET DESCRIPTIONS

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
BOUND	Detect Value Out of Range: BOUND dest, src Provides array bounds checking in hardware. The calculated array index is placed in one of the general purpose registers, and the upper and lower bounds of the array are placed in two consecutive memory locations. The contents of the register are compared with the memory locations the first location or greater than the second memory location, at rap type 5 is generated.	$ \begin{split} \text{if} & & ((des)) < (src) \ or \ (desl) > ((src) + 2) \\ \text{then} & & (SP) \leftarrow (SP) - 2 \\ & & ((SP) + 1: (SP)) \leftarrow FLAGS \\ & & (IF) \leftarrow 0 \\ & & (TF) \leftarrow 0 \\ & & (TF) \leftarrow 0 \\ & & (SP) \leftarrow (SP) - 2 \\ & & ((SP) + 1: (SP)) \leftarrow (CS) \\ & & (CS) \leftarrow (1EH) \\ & & (SP) - 2 \\ & & ((SP) + 1: (SP)) \leftarrow (IP) \\ & & ((IP) \leftarrow (1CH) \\ \end{split} $	AF - CF - DF - IF - OF - PF - SF - ZF - ZF -
	Instruction Operands:		
	BOUND reg, mem		
CALL	Call Procedure: CALL procedure-name Activates an out-of-line procedure, saving information on the stack to permit a RF (return) instruction in the procedure to transfer control back to the instruction following the CALL. The assembler generates a different type of CALL instruction depending on whether the programmer has defined the procedure name as NEAR or FAR.	$\label{eq:segment} \begin{array}{l} \text{inter-segment} \\ \text{then} \\ (SP) \leftarrow (SP) - 2 \\ ((SP) + 1: (SP)) \leftarrow (CS) \\ (CS) \leftarrow SEG \\ (SP) + 1: (SP) - 2 \\ ((SP) + 1: (SP)) - 2 \\ ((SP) + 1: (SP)) \leftarrow (IP) \\ ((P) \leftarrow \text{dest} \end{array}$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	Instruction Operands:		
	CALL near-proc CALL far-proc CALL memptr16 CALL regptr16 CALL memptr32		

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed · the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

intപ്പം

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
CBW	Convert Byte to Word: CBW Extends the sign of the byte in register At. throughout register AH. Use to produce a double-length (word) dividend from a byte prior to performing byte division. Instruction Operands: none	if (AL) < 80H then (AH) $\leftarrow$ 0 else (AH) $\leftarrow$ FFH	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
CLC	Clear Carry flag: CLC Zeroes the carry flag (CF) and affects no other flags. Useful in conjunction with the rotate through carry left (RCL) and the rotate through carry right (RCR) instructions. Instruction Operands: none	(CF) ← 0	AF - CF ✓ DF - IF - OF - PF - SF - TF - ZF -
CLD	Clear Direction flag: CLD Zaroes the direction flag (DF) causing the string instructions to auto- increment the source index (SI) and/or destination index (D) registers. Instruction Operands: none	(DF) ← 0	AF - CF - DF ✓ IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows: — the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed ~ the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
CLI	Clear Interrupt-enable Flag: CLI Zeroes the interrupt-enable flag (IF). When the interrupt-enable flag is cleared, the 8068 and 6088 do not recognize an external interrupt request that appears on the INTR line; in other words maskable interrupts are disabled. A non-maskable interrupt appearing on NMI line, however, is honored, as is a software interrupt.	(IF) ← 0	AF - CF - DF - IF ✓ OF - PF - SF - TF - ZF -
	Instruction Operands: none		
СМС	Complement Carry Flag: CMC Toggles complement carry flag (CF) to its opposite state and affects no other flags. Instruction Operands: none	$      if  (CF) = 0 \\ then  (CF) \leftarrow 1 \\ else  (CF) \leftarrow 0 \\            (CF) \leftarrow 0 \\                                 $	AF - CF ✓ DF - IF - OF - PF - SF - TF - ZF -

The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

### intപ്പം

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affecte
CMP	Compare: CMP dest, src	(dest) - (src)	AF ✓ CF ✓
	Subtracts the source from the desti- nation, which may be bytes or words, but does not return the result. The operands are unchanged, but the flags are updated and can be tested by a subsequent conditional jump instruction. The comparison reflected in the flags is that of the destination to the source. If a CMP instruction is followed by a G (jump if greater) instruction, for example, the jump is area of the destination operand is greater than the source operand is greater than the source operand is GMP reg, reg CMP reg, mem CMP reg, immed CMP reg, immed		DF - IF - OF / PF / SF / TF - ZF /
CMPS	CMP accum, immed Compare String:	(dest-string) - (src-string)	AF 🗸
00	CMPS dest-string, src-string	if	CF ✓
	Subtracts the destination byte or word from the source byte or word addressed by the destination hotex (DI) register and the source byte or word is addressed by the destination index (DI) register register. CMPS updates the flags to reflect the relationship of the destination element to the source element but does not alter either operand and updates SI and DI to point to the next string element.	$\begin{array}{l} (DF) = 0 \\ then \\ (S) \leftarrow (S) + DELTA \\ (D) \leftarrow (D) + DELTA \\ else \\ (S) \leftarrow (S) - DELTA \\ (D) \leftarrow (D) - DELTA \end{array}$	DF - IF - OF ✓ PF ✓ SF ✓ ZF ✓
	Instruction Operands:		
	CMP dest-string, src-string CMP (repeat) dest-string, src-string		

 the contents of the flag remain unchanged after the instruction is execute ? the contents of the flag is undefined after the instruction is executed the flag is updated after the instruction is executed

C-9

# intപ്പം

#### INSTRUCTION SET DESCRIPTIONS

Table C-4. Instruction Set (Continued)

Convert Word to Doubleword		
CWD Extends the sign of the word in register AX throughout register DX. Use to produce a double-length (doubleword) dividend from a word prior to performing word division. Instruction Operands:	$ \begin{array}{l} \mathrm{if} \\ (AX) < 8000H \\ \mathrm{then} \\ (DX) \leftarrow 0 \\ \mathrm{else} \\ (DX) \leftarrow FFFFH \end{array} $	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
Decimal Adjust for Addition: DAA Corrects the result of previously adding two valid packed decimal operands (the declinitation operand must have been register AL). Changes the content of AL to a pair of valid packed decimal digits. Instruction Operands: none		AF ✓ CF ✓ DF – IF – OF ? PF ✓ SF ✓ TF – ZF ✓
Decimal Adjust for Subtraction: DAS Corrects the result of a previous subtraction of two valid packed decimal operands (the destination operand must have been specified as register AL). Changes the content of AL to a pair of valid packed decimal digits.	$      if  ((AL) and 0FH) > 9 \text{ or } (AF) = 1 \\       then \\ (AL) \leftarrow (AL) - 6 \\ (AF) \leftarrow 1 \\       if (AL) > 9FH \text{ or } (CF) = 1 \\       then \\ (AL) \leftarrow (AL) - 60H \\ (CF) \leftarrow 1 \\       (CF) \leftarrow 1 \\       $	AF ✓ CF ✓ DF – IF – OF ? PF ✓ SF ✓ TF – ZF ✓
	Extends the sign of the word in register AX throughout register DX. Use to produce a double-length (doubleword) dividend from a word prior to performing word division. Instruction Operands: none Decimal Adjust for Addition: DAA Corrects the result of previously adding two valid packed decimal operands (the destination operand must have been register AL). Changes the content of AL to a pair of valid packed decimal digits. Instruction Operands: none Decimal Adjust for Subtraction: DAS Corrects the result of a previous subtraction of two valid packed decimal operands (the destination operand must have been specified as register AL). Changes the content of AL to a pair of valid packed decimal digits.	$ \begin{array}{llllllllllllllllllllllllllllllllllll$

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

C-10

int<sub>e</sub>l،

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
DEC	Decrement: DEC dest Subtracts one from the destination operand. The operand may be a byte or a word and is treated as an unsigned binary number (see AAA and DAA). Instruction Operands: DEC reg DEC mem	(dest) ← (dest) – 1	AF ✓ CF – DF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

DTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
DIV	Divide: DIV arc Performs an unsigned division of the accumulator (and its extension) by the source operand. If the source operand is a byte, it is divided into he two-byte dividend assumed to be in registers AL and AH. The byte quotient is returned in AL, and the byte remainder is returned in AL, and the byte remainder is returned in AL. If the source operand is a word, it is divided into the two-word dividend in registers AX and DX. The word quotient is returned in DX. If the quotient exceeds the capacity of its destination register (FFH for bytes source, FFFH for word source), as when division by zero is attempted, a type 0 interrupt is generated, and the quotient and remainder are undefined. Instruction Operands: DIV reg DIV mem	$ \begin{array}{l} \hline eq: When Source Operand is a Byte: \\ (temp) \leftarrow (byte-src) \\ if \\ (temp) / (AX) > FFH \\ then (type 0 interrupt is generated) \\ (SP) - (SP) - 2 \\ (SP) + T(SP) - FLAGS \\ (tT) - 0 \\ (SP) + (SP) - 2 \\ (SP) + T(SP) + (CS) \\ (SP) + (SP) - 2 \\ (SP) + (SP) + (SP) + (SP) \\ (SP) \\ (SP) + (SP) \\ (SP$	AF? GF GF IF FF? FF? TF- ZF?

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

### intപ്പം

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
ENTER	Procedure Entry: ENTER locals, levels Executes the calling sequence for a high-level language. It saves the current frame pointers from procedures below the current call (to allow access to local variables in these procedures) and allocates space on the stack for the local variables of the current procedure invocation. Instruction Operands:	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	ENTER locals, level	$((SP) + 1:(SP)) \leftarrow (FP)$ end if $(BP) \leftarrow (FP)$ $(SP) \leftarrow (SP) - (locals)$	
ESC	Escape: ESC Provides a mechanism by which other processors (coprocessors) may receive their instructions from the 8086 or 8088 instruction stream and make use of the 8086 or 8088 addressing modes. The CPU (8086 or 8088) does a no operation (NOP) for the ESC instruction other than to access a memory operand and place it on the bus.	if mod ≠ 11 then data bus ← (EA)	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	Instruction Operands: ESC immed, mem ESC immed, reg		

The three symbol used in the riags Affected country are demined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed < the flag is updated after the instruction is executed

C-13

C-14

# intəl،

#### INSTRUCTION SET DESCRIPTIONS

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
HLT	Halt: HLT Causes the CPU to enter the halt state. The processor leaves the halt state upon activation of the RESET line, upon receipt of a non-maskable interrupt request on NMI, or upon receipt of a maskable interrupt request on INTR (interrupts are enabled). Instruction Operands: none	None	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed ✓ the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

intel.

#### Table C-4. Instruction Set (Continued)

Name
IDIV

### intപ്പം

#### INSTRUCTION SET DESCRIPTIONS

Table C-4.	Instruction Set	(Continued)
------------	-----------------	-------------

Description	Operation	Flags Affected
Integer Multiply: IMUL src Performs a signed multiplication of the source operand and the accumulator. If the source is a byte, then it is multiplied by register AL, and the double-length result is returned in AH and AL. If the source is a word, then it is multiplied by register AX, and the double-length result is returned in registers DX and AX. If the upper half of the result (AH for byte source, DX for word source) is not the sign extension of the lower half of the result, CF and OF are set; othewise they are cleared. When CF and OF aresult. contains significant digits of the result. Instruction Operands: IMUL reg IMUL mem IMUL immed	$\begin{array}{l} \mbox{When Source Operand is a Byte:} \\ (\lambda X) \leftarrow (byte-src) \times (\lambda L) \\ (\lambda H) = sign-extension of (\lambda L) \\ then \\ (CF) \leftarrow 0 \\ else \\ (CF) \leftarrow 1 \\ (OF) \leftarrow (CF) \\ \hline \end{array} \\ \begin{array}{l} \mbox{Word } Src + (\lambda X) \\ (DX) \leftarrow (word \mbox{-} x) \times (\lambda X) \\ (DX) \leftarrow (word \mbox{-} x) \times (\lambda X) \\ (DX) \leftarrow (br) \leftarrow (br) \\ then \\ (CF) \leftarrow 0 \\ else \\ (CF) \leftarrow 1 \\ (OF) \leftarrow (CF) \\ \hline \end{array} \\ \end{array}$	AF? GF / DF - IF - OF / PF? SF? ZF?
Input Byte or Word: IN accum, port Transfers a byte or a word from an input port to the AL register or the AX register, respectively. The port number may be specified either with an immediate byte constant, allowing access to ports numbered 0 through 255, or with a number previously placed in the DX register, allowing variable access (by changing the value in DX) to ports numbered from 0 through 85, 535. Instruction Operands: IN AL, immed8	When Source Operand is a Byte: $(AL) \leftarrow (port)$ When Source Operand is a Word: $(AX) \leftarrow (port)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	Integer Multiply: IMUL src Performs a signed multiplication of the source operand and the accumulator. If the source is a byte, then it is multiplied by register AL, and the double-length result is returned in AH and AL. If the source is a word, then it is multiplied by register AX, and the double-length result is returned in a registers DX and AX. If the upper half of the result (AH for byte source, DX for word source) is not the sign extension of the lower half of the result, CF and OF are set; otherwise they are cleared. When CF and OF are set, they indicate that AH or DX contains significant digits of the result. Instruction Operands: INUL reg IMUL mem IMUL immed Input Byte or Word: IN accum, port Transfers byte constant, allowing access to ports numbered of through sources (by changing the value in DX) to ports numbered from 0 through 65.535.	$ \begin{array}{ c c c c } \hline \label{eq:horizon} \hline \begin{tabular}{l c c c c c c } \hline \begin{tabular}{l c c c c c c c } \hline \begin{tabular}{l c c c c c c c c } \hline \begin{tabular}{l c c c c c c c c c c c c c c c c c c c$

TRA, UA NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

C-17

#### INSTRUCTION SET DESCRIPTIONS

### intപ്പം

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
INC	Increment: INC dest Adds one to the destination operand. The operand may be byte or a word and is treated as an unsigned binary number (see AAA and DAA). Instruction Operands: INC reg INC mem	(dest) ← (dest) + 1	AF V CF - DF - OF V PF V SF V TF - ZF V
INS	In String:	(dest) ← (src)	AF -
	INS dest-string, port Performs block input from an I/O port to memory. The port address is placed in the DX register. The memory address is placed in the DI register. This instruction uses the ES register (which cannot be overriden). After the data transfer takes place, the DI register increments or decrements. depending on the value of the direction flag (DF). The DI register changes by 1 for byte transfers or 2 for word transfers.		CF DF OF PF SF ZF ZF
	Instruction Operands: INS dest-string, port		

 the contents of the flag is undefined after the instruction is execute ? the contents of the flag is undefined after the instruction is executed
the flag is updated after the instruction is executed

C-18

# int<sub>e</sub>l,

#### INSTRUCTION SET DESCRIPTIONS

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affecter
INT	Interrupt: INT interrupt-type Activates the interrupt procedure specified by the interrupt-type operand. Decrements the stack pointer by two, pushes the flags onto the stack, and clears the trap (TF) and interrupt-enable (IF) flags to disable single-step and maskable interrupts. The flags are stored in the format used by the PLUSH finistruction. SP is decremented again by two, and the CS register is pushed onto the stack. The address of the interrupt pointer is calculated by multiphying interrupt- type by four; the second word of the interrupt pointer replaces CS. SP again is decremented by two, and IP is pushed onto the stack and is replaced by the first word of the interrupt pointer. If interrupt-type 3, the assembler generates a short (1 byte) form of the instruction. Known as the breakpoint interrupt.	$\begin{array}{l} (SP) \leftarrow (SP) - 2 \\ ((SP) + 1; (SP)) \leftarrow FLAGS \\ ((F) \leftarrow 0 \\ (F) \leftarrow 0 \\ (F) \leftarrow (SP) - 2 \\ ((SP) + 1; (SP)) \leftarrow (CS) \\ ((S) \leftarrow (interrupt-type \times 4 + 2) \\ (SP) \leftarrow (SP) \leftarrow (SP) \leftarrow ((P) \\ ((P) \leftarrow (interrupt-type \times 4) \\ \end{array}$	AF - CF - IF - IF / OF - PF - SF - SF - TF / ZF -
	INT immed8	1	

TE: The three symbols used in the Flags Affected column are defined as follows: – the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed ✓ the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

int<sub>e</sub>l.

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
INTO	Interrupt on Overflow: INTO Generates a software interrupt if the overflow flag (OF) is set; otherwise control proceeds to the following instruction without activating an interrupt procedure. INTO addresses the target interrupt procedure (its type is 4) through the interrupt procedure (its type is 4) through the interrupt procedure (its type flags and otherwise operates like INT. INTO may be written following an arithmetic or logical operation to activate an interrupt procedure if overflow occurs.	$ \begin{split} \text{if} & & (OF) = 1 \\ \text{then} & & (SP) \leftarrow (SP) - 2 \\ & ((SP) + 1; (SP)) \leftarrow FLAGS \\ & ((F) \leftarrow 0 \\ & (F) \leftarrow 0 \\ & (F) \leftarrow (SP) - 2 \\ & ((SP) + 1; (SP)) \leftarrow (CS) \\ & (CS) \leftarrow (12H) \\ & (SP) \leftarrow (SP) - 2 \\ & ((SP) + 1; (SP)) \leftarrow (IP) \\ & (SP) \leftarrow (SP) - 2 \\ & ((SP) + 1; (SP)) \leftarrow (IP) \\ & ((P) \leftarrow (10H) \\ \end{split} $	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	Instruction Operands:		
	none		
IRET	Interrupt Return: IRET Transfers control back to the point of interruption by popping IP, CS, and the Iflags from the stack. IRET thus affects all flags by restoring them to previously saved values. IRET is used to exit any interrupt procedure, whether activated by hardware or software. Instruction Operands:	$\begin{split} &(P) \gets (SP) + 1:(SP)) \\ &(SP) \vdash (SP) + 2 \\ &(CS) \gets (SP) + 1:(SP)) \\ &(SP) \vdash (SP) + 2 \\ &FLAGS \gets ((SP) + 1:(SP)) \\ &(SP) \gets (SP) + 2 \end{split}$	AF ✓ CF ✓ DF ✓ IF ✓ OF ✓ PF ✓ SF ✓ ZF ✓
	none		
JA JNBE	Jump on Above: Jump on Not Below or Equal: JA disp.0 JNBE disp.0 Transfers control to the target location if the tested condition ((CF=0) or (ZF=0)) is true. Instruction Operands: JA short-label JNBE short-label	if ((CF) = 0) or ((ZF) = 0) then (IP) $\leftarrow$ (IP) + disp8 (sign-ext to 16 bits)	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

the contents of the flag is undefined after the instruction is executed
the contents of the flag is undefined after the instruction is executed
the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JAE JNB	Jump on Above or Equal: Jump on Not Below: JAE disp8 JNB disp8 Transfers control to the target location if the tested condition (CF = 0) is true. Instruction Operands: JAE short-label JNB short-label	if $(CF) = 0$ then $(IP) \leftarrow (IP) + disp8$ (sign-ext to 16 bits)	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
JB JNAE	Jump on Below: Jump on Not Above or Equal: Ja disp8 JAE disp8 Transfers control to the target location if the tested condition (CF = 1) is true. Instruction Operands: JB short-label JNAE short-label	if $(CF) = 1$ then $(IP) \leftarrow (IP) + disp8 (sign-ext to 16 bits)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
JBE JNA	Jump on Below or Equal: Jump on Not Above: JBE dispôt JNA dispôt Transfers control to the target location if the tested condition ((C = 1) or (ZF=1)) is true. Instruction Operands: JBE short-label JNA short-label	if ((CEF) = 1) or ((ZEF) = 1) then $(IP) \leftarrow (IP) + disp8 \text{ (sign-ext to 16 bits)}$	AF - CF - IF - OF - PF - SF - TF - ZF -
JC NOTE: 1	Jump on Carry: JC disp8 Transfers control to the target location if the tested condition (CF=1) is true. Instruction Operands: JC short-label The three symbols used in the Flaos Affecte	if (CF) = 1 then $(IP) \leftarrow (IP) + disp8 \text{ (sign-ext to 16 bits)}$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

C-21

#### INSTRUCTION SET DESCRIPTIONS

### int<sub>el</sub>,

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JCXZ	Jump If CX Zero: JCXZ disp8 Transfers control to the target location If CX is 0. Useful at the beginning of a loop to bypass the loop If CX has a zero value, i.e., to execute the loop zero times. Instruction Operands: JCXZ short-label	if $(CX) = 0$ then $(IP) \leftarrow (IP) + disp8 (sign-ext to 16 bits)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
JE JZ	Jump on Equal: Jump on Zero: JE disp8 JZ disp8 JZ disp8 Transfers control to the target location if the condition tested (ZF = 1) is true. Instruction Operands: JE short-label JZ short-label	If $(ZF) = 1$ then $(IP) \leftarrow (IP) + disp8 (sign-ext to 16 bits)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
JG JNLE	Jump on Greater Than: Jump on Not Less Than or Equal: JG disp8 JNLE disp8 Transfers control to the target location if the condition tested (SF = OF) and (ZF=0) is true. Instruction Operands: JG short-label JNLE short-label	if ((SF) = (OF)) and ((ZF) = 0) then ((P) $\leftarrow$ ((P) + disp8 (sign-ext to 16 bits)	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
JGE JNL	Jump on Greater Than or Equal: Jump on Not Less Than: JGE disp8 JNL disp8 Transfers control to the target location if the condition tested (SF=OF) is true. Instruction Operands: JGE short-label JNL short-label	If $(SF) = (OF)$ then $(IP) \leftarrow (IP) + disp8 (sign-ext to 16 bits)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

the contents of the flag is underlined after the instruction is executed
the contents of the flag is underlined after the instruction is executed
the flag is updated after the instruction is executed

C-22

# int<sub>e</sub>l.

#### INSTRUCTION SET DESCRIPTIONS

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JL JNGE JLE	Jump on Less Than: Jump on Not Greater Than or Equal: J. disp8 JNGE disp8 Transfers control to the target location if the condition tested (SF#OF) is true. Instruction Operands: JL short-label JNGE short-label Jump on Less Than or Equal:	if (SF) ≠ (OF) then (IP) + (IP) + disp8 (sign-ext to 16 bits) if	AF - CF - IF - IF - PF - SF - TF - ZF - AF -
JNG	Jump on Not Greater Than: JGE disp8 JNL disp8 Transfers control to the target location If the condition tested ((SF#OF) or (2F=0)) is true. Instruction Operands: JGE short-label JNL short-label	$ \begin{array}{l} ((SF) \neq (OF)) \mbox{ or } (ZF) = 1) \\ then \\ ((P) \leftarrow (P) + disp8 \mbox{ (sign-ext to 16 bits)} \end{array} \end{array} $	CF - DF - IF - OF - PF - SF - TF - ZF -
JMP	Jump Unconditionally: JMP target Transfers control to the target location. Instruction Operands: JMP short-label JMP near-label JMP memptr JMP regitr	if inter-segment then $(CS) \leftarrow SEG \\ (IP) \leftarrow dest$	AF - CF - DF - IF - PF - SF - TF - ZF -
JNC	Jump on Not Carry: JNC disp8 Transfers control to the target location if the tested condition (CF=0) is true. Instruction Operands: JNC short-label	if $(CF) = 0$ then $(IP) \leftarrow (IP) + disp8$ (sign-ext to 16 bits)	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed - the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

intel.

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JNE JNZ	Jump on Not Equal: Jump on Not Zero:	if (ZF) = 0	AF – CF –
	JNE disp8 JNZ disp8	then (IP) ← (IP) + disp8 (sign-ext to 16 bits)	DF – IF – OF –
	Transfers control to the target location if the tested condition (ZF = 0) is true.		PF - SF -
	Instruction Operands:		TF -
	JNE short-label JNZ short-label		ZF –
JNO	Jump on Not Overflow:	if	AF –
	JNO disp8	(OF) = 0	CF – DF –
	Transfers control to the target location if the tested condition (OF = 0) is true.	then $(IP) \leftarrow (IP) + disp8$ (sign-ext to 16 bits)	IF - OF -
	Instruction Operands:		PF -
	JNO short-label		SF - TF -
			ZF –
JNS	Jump on Not Sign:	if	AF –
	JNS disp8	(SF) = 0 then	CF – DF –
	Transfers control to the target location if the tested condition (SF = 0) is true.	(IP) ← (IP) + disp8 (sign-ext to 16 bits)	DF – IF – OF –
	Instruction Operands:		PF -
	JNS short-label		SF -
			TF – ZF –
JNP	Jump on Not Parity:	if	AF –
JPO	Jump on Parity Odd:	(PF) = 0 then	CF - DF -
	JNO disp8 JPO disp8	(IP) ← (IP) + disp8 (sign-ext to 16 bits)	IF –
	Transfers control to the target location if the tested condition (PF=0) is true.		OF - PF -
	Instruction Operands:		SF - TF -
	JNO short-label JPO short-label		ZF –

The interest of the flag remain unchanged after the instruction is executed
the contents of the flag is undefined after the instruction is executed
v the flag is updated after the instruction is executed

C-23

# int<sub>e</sub>l,

#### INSTRUCTION SET DESCRIPTIONS

Table C-4.	Instruction Se	t (Continued)
------------	----------------	---------------

Name	Description	Operation	Flags Affected
JO	Jump on Overflow: JO disp8	if (OF) = 1 then	AF – CF – DF –
	Transfers control to the target location if the tested condition (OF = 1) is true.	(IP) ← (IP) + disp8 (sign-ext to 16 bits)	IF - OF -
	Instruction Operands:		PF -
	JO short-label		SF – TF –
JP	Jump on Parity:	if	ZF – AF –
JPE	Jump on Parity Equal:	(PF) = 1	CF - DF -
	JP disp8 JPE disp8	then (IP) ← (IP) + disp8 (sign-ext to 16 bits)	IF - OF -
	Transfers control to the target location if the tested condition (PF = 1) is true.		PF - SF -
	Instruction Format:		TF -
	JP short-label JPE short-label		ZF –
JS	Jump on Sign:	if	AF –
	JS disp8	(SF) = 1 then	CF – DF –
	Transfers control to the target location if the tested condition (SF = 1) is true.	(IP) ← (IP) + disp8 (sign-ext to 16 bits)	DF - IF - OF -
	Instruction Format:		PF -
	JS short-label		SF -
			TF – ZF –
LAHF	Load Register AH From Flags:	(AH) ← (SF):(ZF):X:(AF):X:(PF):X:(CF)	AF -
	LAHF		CF -
	Copies SF, ZF, AF, PF and CF (the		DF – IF –
	8080/8085 flags) into bits 7, 6, 4, 2 and		OF -
	0, respectively, of register AH. The content of bits 5, 3, and 1 are		PF -
	undefined. LAHF is provided primarily		SF – TF –
	for converting 8080/8085 assembly language programs to run on an 8086 or 8088.		ZF –
	Instruction Operands:		
	none		

 the contents of the flag remain unchanged after the instruction is exec
the contents of the flag is undefined after the instruction is executed
the flag is updated after the instruction is executed cuted

C-25

#### INSTRUCTION SET DESCRIPTIONS

### intط،

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
LDS	Load Pointer Using DS: LDS dest, src Transfers a 32-bit pointer variable from the source operand, which must be a memory operand, to the destination operand and register DS. The difset word of the pointer is transferred to the destination operand, which may be any 16-bit general register. The segment word of the pointer is transferred to register DS. Instruction Operands:	$(\text{dex}) \leftarrow (\text{EA})$ (DS) $\leftarrow (\text{EA} + 2)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
LEA	LDS reg16, mem32 Load Effective Address: LEA dest, src Transfers the offset of the source operand (rather than its value) to the destination operands: LEA reg16, mem16	(dest) ← EA	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
LEAVE	Leave: LEAVE Reverses the action of the most recent ENTER instruction. Collapses the last stack frame created. First, LEAVE copies the current DP to the stack pointer releasing the stack space allocated to the current procedure. Second, LEAVE pops the old value of DP from the stack, to return to the calling procedure for use by the called procedure for use by the called procedure. Instruction Operands: none	$\begin{array}{l} (SP) \leftarrow (BP) \\ (BP) \leftarrow ((SP) + 1:(SP)) \\ (SP) \leftarrow (SP) + 2 \end{array}$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
-	The three symbols used in the Flags Affected - the contents of the flag remain unchanged ? the contents of the flag is undefined after the 'the flag is updated after the instruction is d	after the instruction is executed the instruction is executed	1

C-26

int<sub>e</sub>l.

#### INSTRUCTION SET DESCRIPTIONS

Table C-4.	Instruction Set	(Continued)	

		Affected
Lead Pointer Using ES: LES dest, src Transfers a 32-bit pointer variable from the source operand to the destination operand and register ES. The offset word of the pointer is transferred to the destination operand. The segment word of the pointer is transferred to register ES.	$\begin{array}{l} (\mathrm{dest}) \leftarrow (EA) \\ (ES) \leftarrow (EA * 2) \end{array}$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
Instruction Operands: LES reg16, mem32		
LOCK Causes the 8088 (configured in maximum mode) to assert its bus LOCK signal while the following instruction executes. The instruction most useful in this context is an exchange register with memory. The LOCK prefix may be combined with the segment override and/or REP prefixes. Instruction Operands:	none	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	the source operand to the destination operand and register ES. The offset word of the pointer is transferred to the destination operand. The segment word of the pointer is transferred to register ES. Instruction Operands: LES reg16, mem32 Lock the Bus: Lock tages the 8048 (configured in maximum mode) to assert its bus LOCK signal while the following instruction executes. The instruction most useful in this context is an exchange register with memory. The LOCK prefix may be combined with the segment override and/or REP prefixes. Instruction Operands: none	the source operand to the destination operand and register ES. The offset word of the pointer is transferred to the destination operand. The segment word of the pointer is transferred to register ES. Instruction Operands: LES reg16, mem32 Lock the Bus: LOCK ignd white the following instruction executes. The instruction maximum mode) to asset its bus LOCK signd white the following instruction executes. The instruction with the segment override and/or REP prefixes.

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed / the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

int<sub>e</sub>l،

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
LODS	Load String (Byte or Word):	When Source Operand is a Byte:	AF –
	LODS src-string	$(AL) \leftarrow (src-string)$	CF -
	Transfers the byte or word string element addressed by SI to register AL or AX and updates SI to point to the next element in the string. This instruction is not ordinarily repeated since the accumulator would be	$\label{eq:constraint} \begin{array}{l} \text{if} & (DF) = 0 \\ \text{then} & (SI) \leftarrow (SI) + \text{DELTA} \\ \text{else} & (SI) \leftarrow (SI) - \text{DELTA} \end{array}$	DF - IF - OF - PF - SF - TF - ZF -
	overwritten by each repetition, and only the last element would be retained.	When Source Operand is a Word: (AX) ← (src-string) if	
	Instruction Operands:	(DF) = 0	
	LODS src-string LODS (repeat) src-string	then (SI) $\leftarrow$ (SI) + DELTA else (SI) $\leftarrow$ (SI) – DELTA	
LOOP	Loop:	$(CX) \leftarrow (CX) - 1$ if	AF –
	LOOP disp8		CF -
	Decrements CX by 1 and transfers control to the target location if CX is not 0; otherwise the instruction following LOOP is executed.	(CX) ≠ 0 then (IP) ← (IP) + disp8 (sign-ext to 16 bits)	DF – IF – OF – PF – SF –
	Instruction Operands:		TF -
	LOOP short-label		ZF –
LOOPE LOOPZ	Loop While Equal: Loop While Zero:	$\begin{array}{l} (CX) \leftarrow (CX) - 1 \\ \text{if} \end{array}$	AF – CF –
	LOOPE disp8 LOOPZ disp8	$(ZF) = 1$ and $(CX) \neq 0$ then	DF – IF – OF –
	Decrements CX by 1 and transfers control is to the target location if CX is not 0 and if ZF is set; otherwise the next sequential instruction is executed.	(IP)←(IP) + disp8 (sign-ext to 16 bits)	0F - PF - SF - TF - ZF -
	Instruction Operands:		21 -
	LOOPE short-label LOOPZ short-label		

The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed

### intപ്പം

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
LOOPNE LOOPNZ	Loop While Not Equal: Loop While Not Zero:	$\begin{array}{l} (CX) \leftarrow (CX) - 1 \\ \mathrm{if} \end{array}$	AF – CF –
	LOOPNE disp8 LOOPNZ disp8 Decrements CX by 1 and transfers control to the target location if CX is	$(2F) = 0$ and $(CX) \neq 0$ then $(IP) \leftarrow (IP) + disp8$ (sign-ext to 16 bits)	DF - IF - OF - PF - SF -
	not 0 and if ZF is clear; otherwise the next sequential instruction is executed.		TF – ZF –
	Instruction Operands: LOOPNE short-label LOOPNZ short-label		
MOV	Move (Byte or Word):	(dest)←(src)	AF –
	MOV dest, src		CF - DF -
	Transfers a byte or a word from the source operand to the destination operand.		IF - OF - PF -
	Instruction Operands:		SF -
	MOV mem, accum MOV accum, mem MOV reg. reg MOV reg. mem MOV mem, reg MOV reg. immed MOV seg-reg. mem16 MOV seg-reg. mem16 MOV seg-reg. mem16 MOV reg16, seg-reg MOV mem, fs. seg-reg		TF – ZF –

The three symbols used in the Flags Affected column are defined as follows: – the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
MOVS	Move String: MOVS dest-string, src-string Transfers a byte or a word from the source string (addressed by SI) to the destination string (addressed by DI) and updates SI and DI to point to the next string element. When used in conjunction with REP, MOVS performs a memory-to-memory block transfer. Instruction Operands: MOVS dest-string, src-string MOVS freeadl dest-string, src-string	(dest-string) ← (src-string)	AF - CF - DF - OF - PF - SF - TF - ZF -
MUL	Nutliply: Mult.src Performs an unsigned multiplication of the source operand and the accumu- lator. If the source is a byte, then it is multiplied by register AL and the double-length result is returned in AH and AL. If the source operand is a word, then it is multiplied by register AX, and the double-length result is returned in registers DX and AX. The operands are treated as unsigned binary numbers (see AAM). If the upper half of the result (AH to type source, DX for word source) is non- zero, CF and OF are set; otherwise they are cleared. MUL reg MUL mem	$ \begin{array}{l} \mbox{When Source Operand is a Byte:} \\ (AX) \leftarrow (AL) \times (src) \\ if \\ (AH) = 0 \\ then \\ (CF) \leftarrow 0 \\ elsa \\ (CF) \leftarrow 1 \\ (OF) \leftarrow (CF) \end{array} \\ \label{eq:approximation} \\ \mbox{When Source Operand is a Word:} \\ (DXAX) \leftarrow (AX) \times (src) \\ if \\ (DX) = 0 \\ then \\ (CF) \leftarrow 0 \\ elsa \\ (CF) \leftarrow 1 \\ (OF) \leftarrow (CF) \end{array} $	AF ? CF ~ DF - IF - OF ~ PF ? SF ? TF - ZF ?

The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed V the flag is updated after the instruction is executed

C-29

C-30

## intط

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
NEG	Negate: NEG dest Subtracts the destination operand, which may be a byte or a word, from O and returns the result to the desti- nation. This forms the two's complement of the number, effectively reversing the sign of an integer. If the operand is zero, its sign is not charged. Attempting to negate a byte containing –128 or a word containing 32,766 causes no charge to the operand and sets OF. Instruction Operands: NEG reg	When Source Operand is a Byte: (dest) ← FFH - (dest) (dest) ← (dest) + 1 (affecting flags) When Source Operand is a Word: (dest) ← FFFFH - (dest) (dest) ← (dest) + 1 (affecting flags)	AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
NOP	No Operation: NOP Causes the CPU to do nothing. Instruction Operands: none	None	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
NOT	Logical Not: NOT dest inverts the bits (forms the one's complement) of the byte or word operand. Instruction Operands: NOT reg NOT mem	When Source Operand is a Byte: $(dest) \leftarrow FFH - (dest)$ When Source Operand is a Word: $(dest) \leftarrow FFFFH - (dest)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

Name

OR

OUT

INSTRUCTION SET DESCRIPTIONS

### Table C-4. Instruction Set (Continued) Flags Affected Description Operation $\begin{array}{l} (\text{dest}) \leftarrow (\text{dest}) \text{ or } (\text{src}) \\ (\text{CF}) \leftarrow 0 \\ (\text{OF}) \leftarrow 0 \end{array}$ Logical OR: AF ? CF ✓ DF -IF -OF ✓ PF ✓ SF ✓ TF -ZF ✓ OR dest,src OR dest, src Performs the logical "inclusive or" of the two operands (bytes or words) and returns the result to the destination operand. A bit in the result is set if either or both corresponding bits in the original operands are set; otherwise the result bit is cleared. Instruction Operands: OR reg, reg OR reg, mem OR mem, reg OR accum, immed OR reg, immed OR mem, immed $(dest) \leftarrow (src)$ AF -CF -DF -IF -OF -PF -SF -TF -ZF -OUT port, accumulator OUT port, accumulator Transfers a byte or a word from the AL register or the AX register, respec-tively, to an output port. The port number may be specified either with an immediate byte constant, allowing access to ports numbered of through 255, or with a number previously placed in register DX, allowing variable access (by changing the value in DX) to ports numbered from 0 through 65,535.

Instruction Operands:

Output:

OUT immed8, AL OUT DX, AX The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed ? the flag is updated after the instruction is executed NOTE:

### intط

intപ്പം

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
OUTS	Out String: OUTS port, src_string	$(dst) \gets (src)$	AF - CF -
	Performs block output from memory to an I/O port. The port address is placed in the DX register. The memory address is placed in the SI register. This instruction uses the DS segment register, but this may be changed with a segment override instruction. After the data transfer takes place, the pointer register (SI) increments or decrements, depending on the value of the direction flag (DF). The pointer register changes by 1 for byte transfers or 2 for word transfers.		DF - IF - OF - PF - SF - TF - ZF -
	Instruction Operands:		
	OUTS port, src_string OUTS (repeat) port, src_string		
POP	Pop: POP dest Transfers the word at the current top of stack (pointed to by SP) to the	$\begin{array}{l} (dest) \leftarrow ((SP) + 1:(SP)) \\ (SP) \leftarrow (SP) + 2 \end{array}$	AF - CF - DF - IF -
	destination operand and then increments SP by two to point to the new top of stack.		OF - PF - SF - TF -
	Instruction Operands:		ZF -
	POP reg POP seg-reg (CS illegal) POP mem		

The three symbols used in the Flags Affected column are defined as follows: – the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

### intപ്പം

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
POPA	Pop All: POPA Pops all data, pointer, and index registers off of the stack. The SP value popped is discarded. Instruction Operands: none	$\begin{array}{l} D l) \leftarrow ((SP) + 1:(SP))\\ (SP) \leftarrow (SP) + (SP) + 2\\ (SI) \leftarrow ((SP) + 1:(SP))\\ (SP) \leftarrow (SP) + 2\\ (PP) \leftarrow ((SP) + 1:(SP))\\ (SP) \leftarrow (SP) + 2\\ ((SP) + 2\\ (SP) + 2$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
POPF	Pop Flags: POPF Transfers specific bits from the word at the current top of stack (pointed to by register SP) into the S086c988 flags, replacing whatever values the flags previously contained. SP is then incremented by two to point to the new top of stack. Instruction Operands: none	eq:sphere:sphe	AF \ CF \ DF \ IF \ OF \ PF \ SF \ ZF \
PUSH	Push: PUSH src Decrements SP by two and then transfers a word from the source operand to the top of stack now pointed to by SP. Instruction Operands: PUSH reg PUSH seg-reg (CS legal) PUSH mem	$\begin{array}{l} (SP) \leftarrow (SP) - 2 \\ ((SP) + 1.(SP)) \leftarrow (src) \end{array}$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

PUSH mm NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is updated after the instruction is executed if the gis updated after the instruction is executed

C-33

#### C-34

## intəl،

#### INSTRUCTION SET DESCRIPTIONS

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
PUSHA	Push All: PUSHA Pushes all data, pointer, and index registers onto the stack. The order which the registers are saved is: AX, CX, DX, BX, SP, BP, SI, and DI. The SP value pushed is the SP value before the first register (AX) is pushed. Instruction Operands: none	$\begin{array}{l} tump \leftarrow (SP) \\ (SP) \leftarrow (SP) - 2 \\ ((SP) + 1(SP)) \leftarrow (AX) \\ (SP) \leftarrow (SP) - 2 \\ ((SP) + 1(SP)) \leftarrow (CX) \\ (SP) \leftarrow (SP) - 2 \\ (SP) \leftarrow (S$	AF - DF - IF - PF - PF - SF - TF - ZF -
PUSHF	Push Flags: PUSHF Decrements SP by two and then transfers all flags to the word at the top of stack pointed to by SP. Instruction Operands: none	$      (SP) \leftarrow (SP) - 2 \\ ((SP) + 1:(SP)) \leftarrow Flags $	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

#### INSTRUCTION SET DESCRIPTIONS

### intel.

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
RCL	Rotate Through Carry Left: RCL dest, count Rotates the bits in the byte or word destination operand to the left by the number of bits specified in the count operand. The carry flag (CF) is treated as "part of" the destination operand; that is, its value is rotated into the low- order bit of the destination, and itself is replaced by the high-order bit of the destination.	$\begin{array}{ll} (temp) \leftarrow count \\ d(mpd) \vdash c(Cr) \\ d(mpd) \vdash (CF) \\ (CF) \leftarrow hph-order bit of (dest) \\ (dest) \leftarrow (dest) \times 2 + (tmpcf) \\ (temp) \vdash (temp) - 1 \\ (temp) \leftarrow (temp) - 1 \\ then \\ d(mpd) \leftarrow dest bit of (dest) \neq (CF) \\ hen \\ \end{array}$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	Instruction Operands:	(OF) ← 1	
	RCL reg, n RCL mem, n RCL reg, CL RCL mem, CL	else (OF) ← 0 else (OF) undefined	
RCR	Rotate Through Carry Right:	(temp) ← count	AF –
	RCR dest, count Operates exactly like RCL except that the bits are rotated right instead of left. Instruction Operands: RCR reg, n RCR reg, CL RCR reg, CL RCR reg, CL	do while (temp) $\neq 0$ (tmpcf) - (cF) + low-order bit of (dest) (dest) - (dest) / 2 high-order bit of (dest) / 2 high-order bit of (dest) / 2 (temp) - (temp) - 1 if count = 1 high-order bit of (dest) ≠ next-to-high-order bit of (dest) then (OF) - 0 else (OF) + 0 else	CF / DF - OF / PF - SF - SF - ZF - ZF -

The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed

C-35

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

OTE: The three symbols used in the Flags Affected column are defined as follows: – the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed ✓ the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

### intപ്പം

#### Table C-4. Instruction Set (Continued)

E: The three symbols used in the Flags Affected column are defined as follows: – the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed ~ the flag is updated after the instruction is executed

C-37

C-38

# int<sub>e</sub>l,

#### INSTRUCTION SET DESCRIPTIONS

Table C-4.	Instruction Set	(Continued)

Name	Description	Operation	Flags Affected
ROR	Rotar Right: ROR dest, count Operates similar to ROL except that the bits in the destination byte or word are rotated right instead of left. Instruction Operands: ROR reg, n ROR mem, n ROR reg, CL ROR mem, CL	$\begin{array}{ll} (temp) \leftarrow count \\ do while (temp) = 0 \\ (CF) \leftarrow low-order bit of (dest) \\ (dest) \leftarrow (dest) / 2 \\ high-order bit of (dest) / 2 \\ high-order bit of (dest) \leftarrow (CF) \\ (temp) \leftarrow (temp) - 1 \\ if \\ count = 1 \\ high-order bit of (dest) \neq \\ next-to-high-order bit of (dest) \\ then \\ (OF) \leftarrow 0 \\ else \\ (OF) \\ udefined \end{array}$	AF - CF / DF - IF - OF / PF - SF - ZF - ZF -
SAHF	Store Register AH Into Flags: SAHF Transfers bits 7, 6, 4, 2, and 0 from register AH into SF, ZF, AF, PF, and CF, respectively, replacing whatever values these flags previously had. Instruction Operands: none	$(SF):(ZF):X:(AF):X:(PF):X:(CF) \leftarrow (AH)$	AF ✓ CF ✓ DF – IF – OF – PF ✓ SF ✓ TF – ZF ✓

DTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

int<sub>e</sub>l.

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SHL SAL	Shift Logical Left: Shift Arithmetic Left: Shift Arithmetic Left: Shifts Arithmetic Left: Shifts the destination byte or word left by the number of bits specified in ne- count operand. Zeros are shifted in on the right. If the sign bit retains its original value, hen OF is cleared. Instruction Operands: SHL reg. n SAL reg. n SHL mem, n SAL mem, n SHL mem, CL SAL reg. CL SHL mem, CL SAL reg. CL	$\begin{array}{ll} (temp) \leftarrow count \\ do while (temp) \neq 0 \\ (CF) \leftarrow high-order bit of (dest) \\ (dest) \leftarrow (dest) \times 2 \\ (temp) \leftarrow (temp) - 1 \\ if \\ count = 1 \\ then \\ if \\ high-order bit of (dest) \neq (CE) \\ then \\ (CF) - 1 \\ else \\ (OF) \leftarrow 0 \\ else \\ (OF) + 0 \\ defined \end{array}$	AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
SAR	Shift Arithmetic Right: SAR dest.count Shifts the bits in the destination operand (byte or word) to the right by the number of Bits sequences of the sequences of the sequences of the sequences of the sequences original high-order (sign) bit are shifted in or the left, preserving the sign of the original value. Note that SAR does not produce the same result as the dividend of an 'equivalent' IDIV instruction if the destination operand is negative and 1 bits are shifted out. For example, shifting –5 right by one bit yields –3, while integer division –5 by 2 yields –2. The difference in the instruc- tions is that IDIV truncates all numbers toward zero, while SAR truncates SAR reg. n SAR reg. CL	$\begin{array}{l} (temp) \leftarrow count \\ do \ while (temp) \neq 0 \\ (CF) \leftarrow low-order \ bit \ (dest) \\ (dest) \leftarrow (dest) / 2 \\ (temp) \leftarrow (temp) - 1 \\ \text{if} \\ count = 1 \\ \text{then} \\ \text{if} \\ hgh-order \ bit \ of \ (dest) \not = \\ next-to-high-order \ bit \ of \ (dest) \\ then \\ (OF) \leftarrow 1 \\ else \\ (OF) \leftarrow 0 \end{array}$	AF ? CF ? IF - OF / PF / PF / SF / ZF /

E: The three symbols used in the Hags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed . the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SBB	Subtract With Borrow: SBB dest, src Subtracts the source from the desti- nation, subtracts one if CF is set, and returns the result to the destination operand. Both operands may be bytes or words. Both operands may be signed or unsigned binary numbers (see AAS and DAS)	$\label{eq:constraint} \begin{array}{l} \text{if} & \\ \text{(CF)} = 1 & \\ \text{then} & \\ (\text{dest}) = (\text{dest}) - (\text{src}) - 1 & \\ (\text{dest}) \leftarrow (\text{dest}) - (\text{src}) & \\ (\text{dest}) \leftarrow (\text{dest}) - (\text{src}) & \end{array}$	AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
	Instruction Operands:		
	SBB reg, reg SBB rem, reg SBB mem, reg SBB accum, immed SBB reg, immed SBB mem, immed		

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed vfte flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

### intപ്പം

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SCAS	Scan String: SCAS dest-string Subtracts the destination string element (byte or word) addressed by DI from the content of AL (byte string) or AX (word string) and updates the flags, but does not alter the destination string or the accumulator. SCAS also updates DI to point to the next string element. If SCAS is prefixed with REPE or REPZ, the operation is interpreted as "scan while not end-of- string (CX not D) and string-element is usen-value in SCAS is prefixed with REPE or REPZ, the operation is interpreted as "scan while not end-of- string (CX not D) and string-element is usen value. If SCAS is prefixed with REPNE or REPNZ, the operation is interpreted as "scan while not end-of- string (CX not D) and string-element is used to scan for departure from a given value. If SCAS is prefixed with REPNE or REPNZ, the operation is interpreted as "scan while not end-of- string (CX not D) and string-element is SCAS (sepet-string	$ \begin{array}{l} \mbox{When Source Operand is a Byte:} \\ (AL) - (byte-string) \\ \mbox{if} \\ (DF) = 0 \\ \mbox{then} \\ (D) (-(D)) + DELTA \\ \mbox{else} \\ (D) (-(D)) - DELTA \\ \mbox{When Source Operand is a Word:} \\ (AX) - (word-string) \\ \mbox{if} \\ (DF) = 0 \\ \mbox{then} \\ (DF) = 0 \\ \mbox{then} \\ (D) (-(D)) + DELTA \\ \mbox{else} \\ \mbox{else} \\ (D) (-(D)) - DELTA \\ \mbox{else} \\ \mbox{else} \\ (D) (-(D)) - DELTA \\ \mbox{else} \\ $	AF / CF / DF - IF - OF / PF / SF / TF - ZF /
	he three symbols used in the Flags Affecte the contents of the flag remain unchanged		

the contents of the flag remain unchanged after the instruction is executed
the contents of the flag is undefined after the instruction is executed
the flag is updated after the instruction is executed

C-41

C-42

intəl.

#### INSTRUCTION SET DESCRIPTIONS

Table C-4.	Instruction	Set	(Continued)
10010 0 11	monuom		(oonanaoa)

Name	Description	Operation	Flags Affected
SHR	Shift Logical Right: SHR dest, src Shifts the bits in the destination operand (byte or word) to the right by the number of bits specified in the court operand. Zeros are shifted in on the left. If the sign bit retains its original value, then OF is cleared. Instruction Operands: SHR reg, n SHR mem, n SHR mem, n SHR mem, CL	$\begin{array}{ll} (temp) \leftarrow count \\ do while (temp) \neq 0 \\ (CF) \leftarrow low-order bit of (dest) \\ (dest) \leftarrow (dest) / 2 \\ (temp) \leftarrow (temp) - 1 \\ \text{if} \\ count = 1 \\ \text{then} \\ & \text{then} \\ & \text{therd bit of (dest)} \neq \\ & \text{next-to-high-order bit of (dest)} \\ & \text{then} \\ (OF) \leftarrow 1 \\ & \text{else} \\ (OF)  \text{odefined} \\ \end{array}$	AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
STC	Set Carry Flag: STC Sets CF to 1. Instruction Operands: none	$(CF) \leftarrow 1$	AF - CF ✓ DF - IF - PF - SF - TF - ZF -
STD	Set Direction Flag: STD Sets DF to 1 causing the string instruc- tions to auto-decrement the SI and/or DI index registers. Instruction Operands: none	(DF) ← 1	AF - CF - DF ✓ IF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed ✓ the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

intel.

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
STI	Set Interrupt-enable Flag: STI Sets IF to 1, enabling processor recognition of maskable interrupt requests appearing on the INTR line. Note however, that a pending interrupt will not actually be recognized until the instruction following STI has executed. Instruction Operands: none	(IF) 1	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
STOS	Store (Byte or Word) String: STOS dest-string Transfers a byte or word from register AL or AX to the string element addressed by DI and updates DI to point to the next location in the string. As a repeated operation. Instruction Operands: STOS dest-string STOS (repeat) dest-string		AF - CF - DF - IF - OF - PF - SF - TF - ZF -

 the contents of the flag remain unchanged after the instruction is exec ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

# int<sub>e</sub>l.

#### INSTRUCTION SET DESCRIPTIONS

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SUB	Subtract: SUB dest, src	$(\text{dest}) \gets (\text{dest}) - (\text{src})$	AF ✓ CF ✓
	The source operand is subtracted from the destination operand, and the result replaces the destination operand. The operands may be bytes or words. Both operands may be signed or unsigned binary numbers (see AcS and DAS).		DF - IF - OF ✓ PF ✓ SF ✓ TF - ZE ✓
	Instruction Operands:		21 .
	SUB reg, reg SUB reg, mem SUB mem, reg SUB accum, immed SUB reg, immed SUB mem, immed		
TEST	Test:	(dest) and (src) (CF ) $\leftarrow 0$	AF ? CF / DF - IF - OF / PF / SF / TF - ZF /
	TEST dest, src		
	Performs the logical "and" of the two operands (types or words), updates the flags, but does not return the result, i.e., neither operand is changed. If a TEST instruction is followed by a JNZ (tymp if not zero) instruction, the jump will be taken if there are any corresponding one bits in both operands.	(OF) ← 0	
	Instruction Operands:		
	TEST reg, reg TEST reg, mem TEST accum, immed TEST reg, immed TEST mem, immed		

NOTE: The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed

#### INSTRUCTION SET DESCRIPTIONS

### intəl،

#### Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
WAIT	Wait: WAIT Causes the CPU to enter the wait state while its test line is not active. Instruction Operands: none	None	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
XCHG	Exchange: XCHG dest, src Switches the contents of the source and destination operands (bytes or words). When used in conjunction with the LOCK prefix, XCHG can test and set a semaphore that controls access to a resource shared by multiple processors. Instruction Operands: XCHG accum, reg	$\begin{array}{l} (temp) \leftarrow (dest) \\ (dest) \leftarrow (src) \\ (src) \leftarrow (temp) \end{array}$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
	XCHG mem, reg XCHG reg, reg The three symbols used in the Flags Affecte - the contents of the flag remain unchanged		

the contents of the flag remain unchanged after the instruction is exe
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

C-45

C-46

# int<sub>e</sub>l.

### INSTRUCTION SET DESCRIPTIONS

Table C-4	Instruction Set	(Continued)
-----------	-----------------	-------------

Name	Description	Operation	Flags Affected
XLAT	Translate: XLAT translate-table	$AL \gets ((BX) + (AL))$	AF – CF –
	Replaces a byte in the AL register with a byte from 255-byte, user-codd translation table. Register BX is assumed to point to the beginning of the table. The byte in AL is used as an index into the table and is replaced by the byte at the offset in the table corre- sponding to AL's binary value. The first byte in the table has an offset of 0. For example, if AL contains 5H, and the sixth element of the translation table contains 33H, then AL will contain 33H following the instruction. XLAT is useful for translating characters from one code to another, the classic example being ASCII to EBCDIC or the reverse.		DF - IF - OF - PF - SF - TF - ZF - ZF -
	Instruction Operands: XLAT src-table		
XOR	Exclusive Or:	$\begin{array}{l} (dest) \leftarrow (dest) \ cor \ (src) \\ (CF) \leftarrow 0 \\ (OF) \leftarrow 0 \end{array}$	AF ?
	XOR dest, src		CF ✓
	Performs the logical "exclusive or" of the two operands and returns the result to the destination operand. A bit in the result is set if the corresponding bits of the original operands contain opposite values (one is set, the other is cleared); otherwise the result bit is cleared.		DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
	Instruction Operands:		
	XOR reg, reg XOR reg, mem XOR mem, reg XOR accum, immed XOR reg, immed XOR mem, immed		

The three symbols used in the Flags Affected column are defined as follows: - the contents of the flag remain unchanged after the instruction is executed ? the contents of the flag is undefined after the instruction is executed v the flag is updated after the instruction is executed