

PIN DESCRIPTIONS

ADSP-21065L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR_{23:0}, DATA_{31:0}, FLAG_{11:0}, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTXX, DRXX, TCLKX, RCLKX, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

I = Input
O = Output
T = Three-state (when SBTS is asserted, or when the ADSP-2106x is a bus slave)

S = Synchronous
A = Asynchronous
P = Power Supply
G = Ground
(O/D) = Open Drain
(A/D) = Active Drive

Pin	Type	Function
ADDR _{23:0}	I/O/T	External Bus Address. The ADSP-21065L outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the IOP registers of the other ADSP-21065L. The ADSP-21065L inputs addresses when a host processor or multiprocessor bus master is reading or writing its IOP registers.
DATA _{31:0}	I/O/T	External Bus Data. The ADSP-21065L inputs and outputs data and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over bits 31-0. 16-bit short word data is transferred over bits 15-0 of the bus. Pull-up resistors on unused DATA pins are not necessary.
MS _{3:0}	I/O/T	Memory Select Lines. These lines are asserted as chip selects for the corresponding banks of external memory. Internal ADDR _{28:24} are decoded into MS _{3:0} . The MS _{3:0} lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS _{3:0} lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. Additionally, an MS _{3:0} line which is mapped to SDRAM may be asserted even when no SDRAM access is active. In a multiprocessor system, the MS _{3:0} lines are output by the bus master.
RD	I/O/T	Memory Read Strobe. This pin is asserted when the ADSP-21065L reads from external memory devices or from the IOP register of another ADSP-21065L. External devices (including another ADSP-21065L) must assert RD to read from the ADSP-21065L's IOP registers. In a multiprocessor system, RD is output by the bus master and is input by another ADSP-21065L.
WR	I/O/T	Memory Write Strobe. This pin is asserted when the ADSP-21065L writes to external memory devices or to the IOP register of another ADSP-21065L. External devices must assert WR to write to the ADSP-21065L's IOP registers. In a multiprocessor system, WR is output by the bus master and is input by the other ADSP-21065L.
SW	I/O/T	Synchronous Write Select. This signal interfaces the ADSP-21065L to synchronous memory devices (including another ADSP-21065L). The ADSP-21065L asserts SW to provide an early indication of an impending write cycle, which can be aborted if WR is not later asserted (e.g., in a conditional write instruction). In a multiprocessor system, SW is output by the bus master and is input by the other ADSP-21065L to determine if the multiprocessor access is a read or write. SW is asserted at the same time as the address output.
ACK	I/O/S	Memory Acknowledge. External devices can deassert ACK to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21065L deasserts ACK as an output to add wait states to a synchronous access of its IOP registers. In a multiprocessor system, a slave ADSP-21065L deasserts the bus master's ACK input to add wait state(s) to an access of its IOP registers. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
SBTS	I/S	Suspend Bus Three-State. External devices can assert SBTS to place the external bus address, data, selects, and strobes—but not SDRAM control pins—in a high impedance state for the following cycle. If the ADSP-21065L attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not finish until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21065L deadlock.
IRQ _{2:0}	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG _{11:0}	I/O/A	Flag Pins. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.

POWER DISSIPATION ADSP-21065L

These specifications apply to the internal power portion of VDD only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note SHARC Power Dissipation Measurements.

Specifications are based on the following operating scenarios:

Table II. Internal Current Measurements

Operation	Peak Activity (IDDINPEAK)	High Activity (IDDINHGH)	Low Activity (IDDINLOW)
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

$$\%PEAK \times IDDINPEAK + \%HIGH \times IDDINHGH + \%LOW \times IDDINLOW + \%IDLE16 \times IDDIDLE16 = POWER CONSUMPTION$$

Table III. Internal Current Measurement Scenarios

Parameter	Test Conditions	Max	Units
IDDINPEAK	Supply Current (Internal) ¹	470	mA
	t _{CK} = 33 ns, V _{DD} = max	510	mA
IDDINHGH	Supply Current (Internal) ²	275	mA
	t _{CK} = 30 ns, V _{DD} = max	300	mA
IDDINLOW	Supply Current (Internal) ³	240	mA
	t _{CK} = 33 ns, V _{DD} = max	260	mA
IDDIDLE	Supply Current (IDLE) ⁴	105	mA
	t _{CK} = 33 ns, V _{DD} = max	110	mA
IDDIDLE16	Supply Current (IDLE16) ⁵	20	mA
	V _{DD} = max		

NOTES

- ¹The test program used to measure IDDINPEAK represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.
- ²IDDINHGH is a composite average based on a range of high activity code.
- ³IDDINLOW is a composite average based on a range of low activity code.
- ⁴IDDIDLE is a composite average based on a range of low activity code.
- ⁵IDLE16 denotes ADSP-21065L state during execution of IDLE16 instruction.

TIMING SPECIFICATIONS

General Notes

Two speed grades of the ADSP-21065L are offered, 60 MHz and 66 MHz instruction rates. The specifications shown are based on a CLKIN frequency of 30 MHz (t_{CK} = 33.3 ns). The DT derating allows specifications at other CLKIN frequencies (within the min-max range of the t_{CK} specification; see Clock Input below). DT is the difference between the actual CLKIN period and a CLKIN period of 33.3 ns:

$$DT = (t_{CK} - 33.3)/32$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

See Figure 27 in Equivalent Device Loading for AC Measurements (Includes All Fixtures) for voltage reference levels.

ADSP-21065L

Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin timing requirements as described in the note below.

Parameter	Min	Max	Units
Timing Requirements:			
t _{DAV}		28.0 + 32 DT + W	ns
t _{DBLD}		24.0 + 26 DT + W	ns
t _{DDA}	0.0		ns
t _{DDRH}	0.0	24.0 + 30 DT + W	ns
t _{DAAK}		19.5 + 24 DT + W	ns
Switching Characteristics:			
t _{DRHA}	-1.0 + H		ns
t _{DBLRL}	3.0 + 6 DT		ns
t _{DW}	25.0 + 26 DT + W		ns
t _{DWR}	4.5 + 6 DT + HI		ns
t _{DGL}	11.0 + 12 DT + HI		ns

W = (number of wait states specified in WAIT register) × t_{CLK}
 HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
 H = t_{CK} (if a bus idle cycle occurs, as specified in WAIT register; otherwise H = 0).

NOTES
¹Data Delay/Setup: User must meet t_{DAV} or to_{DBLD} or synchronous specification t_{SDANT}.
²The falling edge of MSK, SW, BMS, are referenced.
³ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t_{DAAK} or t_{DBAK} or synchronous specification t_{DBAKC} for wait state modes *External*, *Either*, or *Both* (Both, if the internal wait state is zero). For the second and subsequent cycles of a wait state external memory access, synchronous specifications t_{DBAKC} and t_{DBACKC} must be met for wait state modes *External*, *Either*, or *Both* (Both, after internal wait states have completed).




Figure 11. Memory Read—Bus Master

ADSP-21065L

Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin timing requirements as described in the note below.

Parameter	Min	Max	Units
Timing Requirements:			
t _{DAAK}		24.0 + 30 DT + W	ns
t _{DBAK}		19.5 + 24 DT + W	ns
Switching Characteristics:			
t _{DAWH}	29.0 + 31 DT + W		ns
t _{DAWL}	3.5 + 6 DT		ns
t _{DW}	24.5 + 25 DT + W		ns
t _{DDWH}	15.5 + 19 DT + W		ns
t _{DWHA}	0.0 + 1 DT + H		ns
t _{DWHL}	1.0 + 1 DT + H	4.0 + 1 DT + H	ns
t _{DWR}	4.5 + 7 DT + H		ns
t _{DGL}	11.0 + 13 DT + H		ns
t _{DWR}	3.5 + 6 DT + I		ns
t _{DDE}	4.5 + 6 DT		ns

W = (number of wait states specified in WAIT register) × t_{CLK}
 H = t_{CK} (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
 I = t_{CK} (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

NOTES
¹ACK is not sampled on external memory accesses that use the *Internal* wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be valid by t_{DAAK} or t_{DBAK} or synchronous specification t_{DBAKC} for wait state modes *External*, *Either*, or *Both* (Both, if the internal wait state is zero). For the second and subsequent cycles of a wait state external memory access, synchronous specifications t_{DBAKC} and t_{DBACKC} must be met for wait state modes *External*, *Either*, or *Both* (Both, after internal wait states have completed).




Figure 12. Memory Write—Bus Master