

APPENDIX C INSTRUCTION SET DESCRIPTIONS

This appendix provides reference information for the 80C186 Modular Core family instruction set. Tables C-1 through C-3 define the variables used in Table C-4, which lists the instructions with their descriptions and operations.

Table C-1. Instruction Format Variables

Variable	Description
dest	A register or memory location that may contain data operated on by the instruction, and which receives (is replaced by) the result of the operation.
src	A register, memory location or immediate value that is used in the operation, but is not altered by the instruction
target	A label to which control is to be transferred directly, or a register or memory location whose content is the address of the location to which control is to be transferred indirectly.
disp8	A label to which control is to be conditionally transferred; must lie within -128 to +127 bytes of the first byte of the next instruction.
accum	Register AX for word transfers, AL for bytes.
port	An I/O port number; specified as an immediate value of 0-255, or register DX (which contains port number in range 0-64K).
src-string	Name of a string in memory that is addressed by register SI; used only to identify string as byte or word and specify segment override, if any. This string is used in the operation, but is not altered.
dest-string	Name of string in memory that is addressed by register DI; used only to identify string as byte or word. This string receives (is replaced by) the result of the operation.
count	Specifies number of bits to shift or rotate; written as immediate value 1 or register CL (which contains the count in the range 0-255).
interrupt-type	Immediate value of 0-255 identifying interrupt pointer number.
optional-pop-value	Number of bytes (0-64K, ordinarily an even number) to discard from the stack.
external-opcode	Immediate value (0-63) that is encoded in the instruction for use by an external processor.

Table C-2. Instruction Operands

Operand	Description
reg	An 8- or 16-bit general register.
reg16	An 16-bit general register.
seg-reg	A segment register.
accum	Register AX or AL
immed	A constant in the range 0-FFFFH.
immed8	A constant in the range 0-FFH.
mem	An 8- or 16-bit memory location.
mem16	A 16-bit memory location.
mem32	A 32-bit memory location.
src-table	Name of 256-byte translate table.
src-string	Name of string addressed by register SI.
dest-string	Name of string addressed by register DI.
short-label	A label within the -128 to +127 bytes of the end of the instruction.
near-label	A label in current code segment.
far-label	A label in another code segment.
near-proc	A procedure in current code segment.
far-proc	A procedure in another code segment.
memprt16	A word containing the offset of the location in the current code segment to which control is to be transferred.
memprt32	A doubleword containing the offset and the segment base address of the location in another code segment to which control is to be transferred.
regprt16	A 16-bit general register containing the offset of the location in the current code segment to which control is to be transferred.
repeat	A string instruction repeat prefix.

Table C-3. Flag Bit Functions

Name	Function
AF	Auxiliary Flag: Set on carry from or borrow to the low order four bits of AL; cleared otherwise.
CF	Carry Flag: Set on high-order bit carry or borrow; cleared otherwise.
DF	Direction Flag: Causes string instructions to auto decrement the appropriate index register when set. Clearing DF causes auto increment.
IF	Interrupt-Enable Flag: When set, maskable interrupts will cause the CPU to transfer control to an interrupt vector specified location.
OF	Overflow Flag: Set if the signed result cannot be expressed within the number of bits in the destination operand; cleared otherwise.
PF	Parity Flag: Set if low-order 8 bits of result contain an even number of 1 bits; cleared otherwise.
SF	Sign Flag: Set equal to high-order bit of result (0 if positive, 1 if negative).
TF	Single Step Flag: Once set, a single step interrupt occurs after the next instruction executes. TF is cleared by the single step interrupt.
ZF	Zero Flag: Set if result is zero; cleared otherwise.

Table C-4. Instruction Set

Name	Description	Operation	Flags Affected
AAA	ASCII Adjust for Addition: AAA Changes the contents of register AL to a valid unpacked decimal number; the high-order half-byte is zeroed. Instruction Operands: none	if (AL) and $0FH > 9$ or $(AF) = 1$ then $(AL) \leftarrow (AL) + 6$ $(AH) \leftarrow (AH) + 1$ $(AF) \leftarrow 1$ $(CF) \leftarrow (AF)$ $(AL) \leftarrow (AL)$ and $0FH$	AF ✓ CF ✓ DF – IF – OF ? PF ? SF ? TF – ZF ?
AAD	ASCII Adjust for Division: AAD Modifies the numerator in AL before dividing two valid unpacked decimal operands so that the quotient produced by the division will be a valid unpacked decimal number. AH must be zero for the subsequent DIV to produce the correct result. The quotient is returned in AL, and the remainder is returned in AH; both high-order half-bytes are zeroed. Instruction Operands: none	$(AL) \leftarrow (AH) \times 0AH + (AL)$ $(AH) \leftarrow 0$	AF ? CF ? DF – IF – OF ? PF ✓ SF ✓ TF – ZF ✓
AAM	ASCII Adjust for Multiply: AAM Corrects the result of a previous multiplication of two valid unpacked decimal operands. A valid 2-digit unpacked decimal number is derived from the content of AH and AL and is returned to AH and AL. The high-order half-bytes of the multiplied operands must have been 0H for AAM to produce a correct result. Instruction Operands: none	$(AH) \leftarrow (AL) / 0AH$ $(AL) \leftarrow (AL) \% 0AH$	AF ? CF ? DF – IF – OF ? PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
AAS	ASCII Adjust for Subtraction: AAS Corrects the result of a previous subtraction of two valid unpacked decimal operands (the destination operand must have been specified as register AL). Changes the content of AL to a valid unpacked decimal number; the high-order half-byte is zeroed. Instruction Operands: none	if $(AL \text{ and } 0FH) > 9$ or $(AF) = 1$ then $(AL) \leftarrow (AL) - 6$ $(AH) \leftarrow (AH) - 1$ $(AF) \leftarrow 1$ else $(CF) \leftarrow (AF)$ $(AL) \leftarrow (AL)$ and $0FH$	AF ✓ CF ✓ DF – IF – OF ? PF ? SF ? TF – ZF ?
ADC	Add with Carry: ADC <i>dest, src</i> Sums the operands, which may be bytes or words, adds one if CF is set and replaces the destination operand with the result. Both operands may be signed or unsigned binary numbers (see AAA and DAA). Since ADC incorporates a carry from a previous operation, it can be used to write routines to add numbers longer than 16 bits. Instruction Operands: ADC reg, reg ADC reg, mem ADC mem, reg ADC reg, imm8 ADC mem, imm8 ADC accm, imm8	if $(CF) = 1$ then $(dest) \leftarrow (dest) + (src) + 1$ else $(dest) \leftarrow (dest) + (src)$	AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
ADD	Addition: ADD <i>dest, src</i> Sums two operands, which may be bytes or words, replaces the destination operand. Both operands may be signed or unsigned binary numbers (see AAA and DAA). Instruction Operands: ADD reg, reg ADD reg, mem ADD mem, reg ADD reg, imm8 ADD mem, imm8 ADD accm, imm8	$(dest) \leftarrow (dest) + (src)$	AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
AND	And Logical: AND <i>dest, src</i> Performs the logical "and" of the two operands (byte or word) and returns the result to the destination operand. A bit in the result is set if both corresponding bits of the original operands are set; otherwise the bit is cleared. Instruction Operands: AND reg, reg AND reg, mem AND mem, reg AND reg, imm8 AND mem, imm8 AND accm, imm8	$(dest) \leftarrow (dest) \text{ and } (src)$ $(CF) \leftarrow 0$ $(OF) \leftarrow 0$	AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
BOUND	Detect Value Out of Range: BOUND <i>dest, src</i> Provides array bounds checking in hardware. The calculated array index is placed in one of the general purpose registers, and the upper and lower bounds of the array are placed in two consecutive memory locations. The contents of the register are compared with the memory location values, and if the register value is less than the first location or greater than the second memory location, a trap type 5 is generated. Instruction Operands: BOUND reg, mem	if $((dest) < (src) \text{ or } (dest) > ((src) + 2))$ then $(SP) \leftarrow (SP) - 2$ $((SP) + 1; (SP)) \leftarrow \text{FLAGS}$ (IF) $\leftarrow 0$ (TF) $\leftarrow 0$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1; (SP)) \leftarrow (CS)$ $(SP) \leftarrow (SP) - 2$ $(SP) \leftarrow (1EH)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1; (SP)) \leftarrow (IP)$ (IP) $\leftarrow (1CH)$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
CALL	Call Procedure: CALL <i>procedure-name</i> Activates an out-of-line procedure, saving information on the stack to permit a RET (return) instruction in the procedure to transfer control back to the instruction following the CALL. The assembler generates a different type of CALL instruction depending on whether the programmer has defined the procedure name as NEAR or FAR. Instruction Operands: CALL near-proc CALL far-proc CALL memptr16 CALL regptr16 CALL memptr32	if Inter-segment then $(SP) \leftarrow (SP) - 2$ $((SP) + 1; (SP)) \leftarrow (CS)$ (CS) $\leftarrow \text{SEG}$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1; (SP)) \leftarrow (IP)$ (IP) $\leftarrow \text{dest}$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
– the contents of the flag is unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
CBW	Convert Byte to Word: CBW Extends the sign of the byte in register AL throughout register AH. Use to produce a double-length (word) dividend from a byte prior to performing byte division. Instruction Operands: none	if $(AL) < 80H$ then (AH) $\leftarrow 0$ else (AH) $\leftarrow FFH$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
CLC	Clear Carry flag: CLC Zeroes the carry flag (CF) and affects no other flags. Useful in conjunction with the rotate through carry left (RCL) and the rotate through carry right (RCR) instructions. Instruction Operands: none	(CF) $\leftarrow 0$	AF – CF ✓ DF – IF – OF – PF – SF – TF – ZF –
CLD	Clear Direction flag: CLD Zeroes the direction flag (DF) causing the string instructions to auto-increment the source index (SI) and/or destination index (DI) registers. Instruction Operands: none	(DF) $\leftarrow 0$	AF – CF – DF ✓ IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
– the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
CLI	Clear Interrupt-Enable Flag: CLI Zeroes the interrupt-enable flag (IF). When the interrupt-enable flag is cleared, the 8086 and 8088 do not recognize an external interrupt request that appears on the INTR line, in other words maskable interrupts are disabled. A non-maskable interrupt appearing on NMI line, however, is honored, as is a software interrupt. Instruction Operands: none	(IF) ← 0	AF – CF – DF – IF ✓ OF – PF – SF – TF – ZF –
CMC	Complement Carry Flag: CMC Toggles complement carry flag (CF) to its opposite state and affects no other flags. Instruction Operands: none	if (CF) = 0 then (CF) ← 1 else (CF) ← 0	AF – CF ✓ DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
CMP	Compare: CMP <i>dest, src</i> Subtracts the source from the destination, which may be bytes or words, but does not return the result. The operands are unchanged, but the flags are updated and can be tested by a subsequent conditional jump instruction. The comparison reflected in the flags is that of the destination to the source. If a CMP instruction is followed by a JG (jump if greater) instruction, for example, the jump is taken if the destination operand is greater than the source operand. Instruction Operands: CMP reg, reg CMP reg, mem CMP mem, reg CMP reg, imm8d CMP mem, imm8d CMP accm, imm8d	(<i>dest</i>) – (<i>src</i>)	AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
CMPS	Compare String: CMPS <i>dest-string, src-string</i> Subtracts the destination byte or word from the source byte or word. The destination byte or word is addressed by the destination index (DI) register and the source byte or word is addressed by the source index (SI) register. CMPS updates the flags to reflect the relationship of the destination element to the source element but does not alter either operand and updates SI and DI to point to the next string element. Instruction Operands: CMP <i>dest-string, src-string</i> CMP (repeat) <i>dest-string, src-string</i>	(<i>dest-string</i>) – (<i>src-string</i>) if (DF) = 0 then (SI) ← (SI) + DELTA (DI) ← (DI) + DELTA else (SI) ← (SI) – DELTA (DI) ← (DI) – DELTA	AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
CWD	Convert Word to Doubleword: CWD Extends the sign of the word in register AX through register DX. Use to produce a double-length (doubleword) dividend from a word prior to performing word division. Instruction Operands: none	if $(AX) < 8000H$ then $(DX) \leftarrow 0$ else $(DX) \leftarrow FFFFH$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
DAA	Decimal Adjust for Addition: DAA Corrects the result of previously adding two valid packed decimal operands (the destination operand must have been register AL). Changes the content of AL to a pair of valid packed decimal digits. Instruction Operands: none	if then $(AL) \text{ and } 0FH > 9 \text{ or } (AF) = 1$ then $(AL) \leftarrow (AL) + 6$ $(AF) \leftarrow 1$ if then $(AL) > 9FH \text{ or } (CF) = 1$ then $(AL) \leftarrow (AL) + 60H$ $(CF) \leftarrow 1$	AF ✓ CF ✓ DF – IF – OF ? PF ✓ SF ✓ TF – ZF ✓
DAS	Decimal Adjust for Subtraction: DAS Corrects the result of a previous subtraction of two valid packed decimal operands (the destination operand must have been specified as register AL). Changes the content of AL to a pair of valid packed decimal digits. Instruction Operands: none	if then $(AL) \text{ and } 0FH > 9 \text{ or } (AF) = 1$ then $(AL) \leftarrow (AL) - 6$ $(AF) \leftarrow 1$ if then $(AL) > 9FH \text{ or } (CF) = 1$ then $(AL) \leftarrow (AL) - 60H$ $(CF) \leftarrow 1$	AF ✓ CF ✓ DF – IF – OF ? PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
DEC	Decrement: DEC <i>dest</i> Subtracts one from the destination operand. The operand may be a byte or a word and is treated as an unsigned binary number (see AAA and DAA). Instruction Operands: DEC reg. DEC mem.	$(dest) \leftarrow (dest) - 1$	AF ✓ CF – DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
DIV	<p>Divide: DIV src Performs an unsigned division of the accumulator (and its extension) by the source operand. If the source operand is a byte, it is divided into the two-byte dividend assumed to be in registers AL and AH. The byte quotient is returned in AL, and the byte remainder is returned in AH. If the source operand is a word, it is divided into the two-word dividend in registers AX and DX. The word quotient is returned in AX, and the word remainder is returned in DX. If the quotient exceeds the capacity of its destination register (FFFH for byte source, FFFFH for word source), as when division by zero is attempted, a type 0 interrupt is generated, and the quotient and remainder are undefined. Nonintegral quotients are truncated to integers.</p> <p>Instruction Operands: DIV reg DIV mem</p>	<p>When Source Operand is a Byte: if (temp) ← (byte-src) then (temp) / (AX) > FFFH then (type 0 interrupt is generated) (SP) ← (SP) - 2 ((SP) + 1:(SP)) ← FLAGS (IF) ← 0 (TF) ← 0 (SP) ← (SP) - 2 ((SP) + 1:(SP)) ← (CS) (CS) ← (2) (SP) ← (SP) - 2 ((SP) + 1:(SP)) ← (IP) (IP) ← (0) else (AL) ← (temp) / (AX) (AH) ← (temp) % (AX)</p> <p>When Source Operand is a Word: if (temp) ← (word-src) then (temp) / (DX:AX) > FFFFH then (type 0 interrupt is generated) (SP) ← (SP) - 2 ((SP) + 1:(SP)) ← FLAGS (IF) ← 0 (TF) ← 0 (SP) ← (SP) - 2 ((SP) + 1:(SP)) ← (CS) (CS) ← (2) (SP) ← (SP) - 2 ((SP) + 1:(SP)) ← (IP) (IP) ← (0) else (AX) ← (temp) / (DX:AX) (DX) ← (temp) % (DX:AX)</p>	AF ? CF ? DF - IF - OF ? PF ? SF ? TF - ZF ?

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 - the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
ENTER	<p>Procedure Entry: ENTER locals, levels Executes the calling sequence for a high-level language. It saves the current frame pointer in BP, copies the frame pointers from procedures below the current call (to allow access to local variables in these procedures) and allocates space on the stack for the local variables of the current procedure invocation.</p> <p>Instruction Operands: ENTER locals, level</p>	$(SP) \leftarrow (SP) - 2$ $((SP) + 1:(SP)) \leftarrow (BP)$ if level > 0 then repeat (level - 1) times $(BP) \leftarrow (BP) - 2$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1:(SP)) \leftarrow (BP)$ end repeat $(SP) \leftarrow (SP) - 2$ $((SP) + 1:(SP)) \leftarrow (FP)$ end if $(BP) \leftarrow (FP)$ $(SP) \leftarrow (SP) - (locals)$	AF - CF - DF - IF - OF - PF - SF - TF - ZF -
ESC	<p>Escape: ESC Provides a mechanism by which other processors (coprocessors) may receive their instructions from the 8086 or 8088 instruction stream and make use of the 8086 or 8088 addressing modes. The CPU (8086 or 8088) does a no operation (NOP) for the ESC instruction other than to access a memory operand and place it on the bus.</p> <p>Instruction Operands: ESC imm8, mem ESC imm8, reg</p>	if mod ≠ 11 then data bus ← (EA)	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 - the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
HLT	<p>Halt: HLT Causes the CPU to enter the halt state. The processor leaves the halt state upon activation of the RESET line, upon receipt of a non-maskable interrupt request on NMI, or upon receipt of a maskable interrupt request on INTR (if interrupts are enabled).</p> <p>Instruction Operands: none</p>	None	<p>AF – CF – DF – IF – OF – PF – SF – TF – ZF –</p>

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
IDIV	<p>Integer Divide: IDIV <i>src</i> Performs a signed division of the accumulator (and its extension) by the source operand. If the source operand is a byte, it is divided into the double-length dividend assumed to be in registers AL and AH; the single-length quotient is returned in AL, and the single-length remainder is returned in AH. For byte integer division, the maximum positive quotient is +127 (7FH) and the minimum negative quotient is –127 (81H). If the source operand is a word, it is divided into the double-length dividend in registers AX and DX; the single-length quotient is returned in AX, and the single-length remainder is returned in DX. For word integer division, the maximum positive quotient is +32,767 (7FFFH) and the minimum negative quotient is –32,767 (8001H). If the quotient is positive and exceeds the maximum, or is negative and is less than the minimum, the quotient and remainder are undefined, and a type 0 interrupt is generated. In particular, this occurs if division by 0 is attempted. Nonintegral quotients are truncated (toward 0) to integers, and the remainder has the same sign as the dividend.</p> <p>Instruction Operands: IDIV reg IDIV mem</p>	<p>When Source Operand is a Byte: (temp) ← (byte-src) if (temp) / (AX) > 0 and (temp) / (AX) > 7FH or (temp) / (AX) < 0 and (temp) / (AX) < 0 – 7FH – 1 then (type 0 interrupt is generated) (SP) ← (SP) – 2 (SP) + 1; (SP) ← FLAGS (IF) ← 0 (TF) ← 0 (SP) ← (SP) – 2 (SP) + 1; (SP) ← (CS) (CS) ← (2) (SP) ← (SP) – 2 (SP) + 1; (SP) ← (IP) (IP) ← (0) else (AL) ← (temp) / (AX) (AH) ← (temp) % (AX) When Source Operand is a Word: (temp) ← (word-src) if (temp) / (DX:AX) > 0 and (temp) / (DX:AX) > 7FFFH or (temp) / (DX:AX) < 0 and (temp) / (DX:AX) < 0 – 7FFFH – 1 then (type 0 interrupt is generated) (SP) ← (SP) – 2 (SP) + 1; (SP) ← FLAGS (IF) ← 0 (TF) ← 0 (SP) ← (SP) – 2 (SP) + 1; (SP) ← (CS) (CS) ← (2) (SP) ← (SP) – 2 (SP) + 1; (SP) ← (IP) (IP) ← (0) else (AX) ← (temp) / (DX:AX) (DX) ← (temp) % (DX:AX)</p>	<p>AF ? CF ? DF – IF – OF ? PF ? SF ? TF – ZF ?</p>

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
IMUL	Integer Multiply: IMUL <i>src</i> Performs a signed multiplication of the source operand and the accumulator. If the source is a byte, then it is multiplied by register AL, and the double-length result is returned in AH and AL. If the source is a word, then it is multiplied by register AX, and the double-length result is returned in registers DX and AX. If the upper half of the result (AH for byte source, DX for word source) is not the sign extension of the lower half of the result, CF and OF are set; otherwise they are cleared. When CF and OF are set, they indicate that AH or DX contains significant digits of the result. Instruction Operands: IMUL reg IMUL mem IMUL imm8 IMUL imm16	When Source Operand is a Byte: $(AX) \leftarrow (\text{byte-}src) \times (AL)$ if (AH) = sign-extension of (AL) then (CF) ← 0 else (CF) ← 1 (OF) ← (CF) When Source Operand is a Word: $(DX:AX) \leftarrow (\text{word-}src) \times (AX)$ if (DX) = sign-extension of (AX) then (CF) ← 0 else (CF) ← 1 (OF) ← (CF)	AF ? CF ✓ DF – IF – OF ✓ PF ? SF ? TF – ZF ?
IN	Input Byte or Word: IN <i>accum, port</i> Transfers a byte or a word from an input port to the AL register or the AX register, respectively. The port number may be specified either with an immediate byte constant, allowing access to ports numbered 0 through 255, or with a number previously placed in the DX register, allowing variable access (by changing the value in DX) to ports numbered from 0 through 65,535. Instruction Operands: IN AL, imm8 IN AX, DX	When Source Operand is a Byte: $(AL) \leftarrow (\text{port})$ When Source Operand is a Word: $(AX) \leftarrow (\text{port})$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
– the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
INC	Increment: INC <i>dest</i> Adds one to the destination operand. The operand may be byte or a word and is treated as an unsigned binary number (see AAA and DAA). Instruction Operands: INC reg INC mem	$(\text{dest}) \leftarrow (\text{dest}) + 1$	AF ✓ CF – DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
INS	In String: INS <i>dest-string, port</i> Performs block input from an I/O port to memory. The port address is placed in the DX register. The memory address is placed in the DI register. This instruction uses the ES register (which cannot be overridden). After the data transfer takes place, the DI register increments or decrements, depending on the value of the direction flag (DF). The DI register changes by 1 for byte transfers or 2 for word transfers. Instruction Operands: INS <i>dest-string, port</i> INS (repeat) <i>dest-string, port</i>	$(\text{dest}) \leftarrow (\text{src})$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
– the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
INT	<p>Interrupt: INT <i>interrupt-type</i> Activates the interrupt procedure specified by the interrupt-type operand. Decrements the stack pointer by two, pushes the flags onto the stack, and clears the trap (TF) and interruptible (IF) flags to disable single-step and maskable interrupts. The flags are stored in the format used by the PUSHF instruction. SP is decremented again by two, and the CS register is pushed onto the stack. The address of the interrupt pointer is calculated by multiplying interrupt-type by four; the second word of the interrupt pointer replaces CS. SP again is decremented by two, and IP is pushed onto the stack and is replaced by the first word of the interrupt pointer. If interrupt-type = 3, the assembler generates a short (1 byte) form of the instruction, known as the breakpoint interrupt.</p> <p>Instruction Operands: INT <i>immed8</i></p>	$(SP) \leftarrow (SP) - 2$ $((SP + 1)(SP)) \leftarrow FLAGS$ $(IF) \leftarrow 0$ $(SP) \leftarrow (SP) - 2$ $((SP + 1)(SP)) \leftarrow (CS)$ $(CS) \leftarrow (interrupt-type \times 4 + 2)$ $(SP) \leftarrow (SP) - 2$ $((SP + 1)(SP)) \leftarrow (IP)$ $(IP) \leftarrow (interrupt-type \times 4)$	AF – CF – DF – IF ✓ OF – PF – SF – TF ✓ ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
INTO	<p>Interrupt on Overflow: INTO Generates a software interrupt if the overflow flag (OF) is set; otherwise control proceeds to the following instruction without activating an interrupt procedure. INTO addresses the target interrupt procedure (its type is 4) through the interrupt pointer at location 10H; it clears the TF and IF flags and otherwise operates like INT. INTO may be written following an arithmetic or logical operation to activate an interrupt procedure if overflow occurs.</p> <p>Instruction Operands: none</p>	if (OF) = 1 then $(SP) \leftarrow (SP) - 2$ $((SP + 1)(SP)) \leftarrow FLAGS$ $(IF) \leftarrow 0$ $(SP) \leftarrow (SP) - 2$ $((SP + 1)(SP)) \leftarrow (CS)$ $(CS) \leftarrow (12H)$ $(SP) \leftarrow (SP) - 2$ $((SP + 1)(SP)) \leftarrow (IP)$ $(IP) \leftarrow (10H)$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
IRET	<p>Interrupt Return: IRET Transfers control back to the point of interruption by popping IP, CS, and the flags from the stack. IRET thus affects all flags by restoring them to previously saved values. IRET is used to exit any interrupt procedure, whether activated by hardware or software.</p> <p>Instruction Operands: none</p>	$(IP) \leftarrow ((SP + 1)(SP))$ $(SP) \leftarrow (SP) + 2$ $(CS) \leftarrow (SP + 1)(SP)$ $(SP) \leftarrow (SP) + 2$ $FLAGS \leftarrow ((SP + 1)(SP))$ $(SP) \leftarrow (SP) + 2$	AF ✓ CF ✓ DF ✓ IF ✓ OF ✓ PF ✓ SF ✓ TF ✓ ZF ✓
JA JNBE	<p>Jump on Above: JA <i>disp8</i> JNBE <i>disp8</i> Transfers control to the target location if the tested condition ((CF=0) or (ZF=0)) is true.</p> <p>Instruction Operands: JA short-label JNBE short-label</p>	if then $((CF) = 0)$ or $(ZF) = 0$ then $(IP) \leftarrow (IP) + disp8$ (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JAE JNB	Jump on Above or Equal: Jump on Not Below: JAE <i>disp8</i> JNB <i>disp8</i> Transfers control to the target location if the tested condition (CF = 0) is true. Instruction Operands: JAE short-label JNB short-label	if (CF) = 0 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JB JNAE	Jump on Below: Jump on Not Above or Equal: JB <i>disp8</i> JNAE <i>disp8</i> Transfers control to the target location if the tested condition (CF = 1) is true. Instruction Operands: JB short-label JNAE short-label	if (CF) = 1 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JBE JNA	Jump on Below or Equal: Jump on Not Above: JBE <i>disp8</i> JNA <i>disp8</i> Transfers control to the target location if the tested condition ((C=1) or (ZF=1)) is true. Instruction Operands: JBE short-label JNA short-label	if ((CF) = 1) or ((ZF) = 1) then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JC	Jump on Carry: JC <i>disp8</i> Transfers control to the target location if the tested condition (CF=1) is true. Instruction Operands: JC short-label	if (CF) = 1 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JCXZ	Jump if CX Zero: JCXZ <i>disp8</i> Transfers control to the target location if CX is 0. Useful at the beginning of a loop to bypass the loop if CX has a zero value, i.e., to execute the loop zero times. Instruction Operands: JCXZ short-label	if (CX) = 0 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JE JZ	Jump on Equal: Jump on Zero: JE <i>disp8</i> JZ <i>disp8</i> Transfers control to the target location if the condition tested (ZF = 1) is true. Instruction Operands: JE short-label JZ short-label	if (ZF) = 1 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JG JNLE	Jump on Greater Than: Jump on Not Less Than or Equal: JG <i>disp8</i> JNLE <i>disp8</i> Transfers control to the target location if the condition tested (SF = OF) and (ZF=0) is true. Instruction Operands: JG short-label JNLE short-label	if (SF) = (OF) and ((ZF) = 0) then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JGE JNL	Jump on Greater Than or Equal: Jump on Not Less Than: JGE <i>disp8</i> JNL <i>disp8</i> Transfers control to the target location if the condition tested (SF=OF) is true. Instruction Operands: JGE short-label JNL short-label	if (SF) = (OF) then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JL JNGE	Jump on Less Than: Jump on Not Greater Than or Equal: JL <i>disp8</i> JNGE <i>disp8</i> Transfers control to the target location if the condition tested (SF=OF) is true. Instruction Operands: JL short-label JNGE short-label	if (SF) ≠ (OF) then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JLE JNG	Jump on Less Than or Equal: Jump on Not Greater Than: JLE <i>disp8</i> JNG <i>disp8</i> Transfers control to the target location if the condition tested ((SF=OF) or (ZF=0)) is true. Instruction Operands: JLE short-label JNG short-label	if ((SF) ≠ (OF)) or ((ZF) = 1) then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JMP	Jump Unconditionally: JMP <i>target</i> Transfers control to the target location. Instruction Operands: JMP short-label JMP near-label JMP far-label JMP memptr JMP regptr	if Inter-segment then (CS) ← SEG (IP) ← <i>dest</i>	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JNC	Jump on Not Carry: JNC <i>disp8</i> Transfers control to the target location if the tested condition (CF=0) is true. Instruction Operands: JNC short-label	if (CF) = 0 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JNE JNZ	Jump on Not Equal: Jump on Not Zero: JNE <i>disp8</i> JNZ <i>disp8</i> Transfers control to the target location if the tested condition (ZF = 0) is true. Instruction Operands: JNE short-label JNZ short-label	if (ZF) = 0 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JNO	Jump on Not Overflow: JNO <i>disp8</i> Transfers control to the target location if the tested condition (OF = 0) is true. Instruction Operands: JNO short-label	if (OF) = 0 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JNS	Jump on Not Sign: JNS <i>disp8</i> Transfers control to the target location if the tested condition (SF = 0) is true. Instruction Operands: JNS short-label	if (SF) = 0 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JNP JPO	Jump on Not Parity: Jump on Parity Odd: JNP <i>disp8</i> JPO <i>disp8</i> Transfers control to the target location if the tested condition (PF=0) is true. Instruction Operands: JNP short-label JPO short-label	if (PF) = 0 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
JO	Jump on Overflow: JO <i>disp8</i> Transfers control to the target location if the tested condition (OF = 1) is true. Instruction Operands: JO short-label	if (OF) = 1 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JP JPE	Jump on Parity: Jump on Parity Equal: JP <i>disp8</i> JPE <i>disp8</i> Transfers control to the target location if the tested condition (PF = 1) is true. Instruction Format: JP short-label JPE short-label	if (PF) = 1 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
JS	Jump on Sign: JS <i>disp8</i> Transfers control to the target location if the tested condition (SF = 1) is true. Instruction Format: JS short-label	if (SF) = 1 then (IP) ← (IP) + <i>disp8</i> (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
LAHF	Load Register AH From Flags: LAHF Copies SF, ZF, AF, PF and CF (the 8080/8085 flags) into bits 7, 6, 4, 2 and 0, respectively, of register AH. The content of bits 5, 3, and 1 are undefined. LAHF is provided primarily for converting 8080/8085 assembly language programs to run on an 8086 or 8088. Instruction Operands: none	(AH) ← (SF);(ZF);X:(AF);X:(PF);X:(CF)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
LDS	Load Pointer Using DS: LDS <i>dest, src</i> Transfers a 32-bit pointer variable from the source operand, which must be a memory operand, to the destination operand and register DS. The offset word of the pointer is transferred to the destination operand, which may be any 16-bit general register. The segment word of the pointer is transferred to register DS. Instruction Operands: LDS reg16, mem32	(<i>dest</i>) ← (EA) (DS) ← (EA + 2)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
LEA	Load Effective Address: LEA <i>dest, src</i> Transfers the offset of the source operand (rather than its value) to the destination operand. Instruction Operands: LEA reg16, mem16	(<i>dest</i>) ← EA	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
LEAVE	Leave: LEAVE Reverses the action of the most recent ENTER instruction. Collapses the last stack frame created. First, LEAVE copies the current BP to the stack pointer releasing the stack space allocated to the current procedure. Second, LEAVE pops the old value of BP from the stack, to return to the calling procedure's stack frame. A return (RET) instruction will remove arguments stacked by the calling procedure for use by the called procedure. Instruction Operands: none	(SP) ← (BP) (BP) ← ((SP) + 1);(SP) (SP) ← (SP) + 2	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
LES	Load Pointer Using ES: LES <i>dest, src</i> Transfers a 32-bit pointer variable from the source operand to the destination operand and register ES. The offset word of the pointer is transferred to the destination operand. The segment word of the pointer is transferred to register ES. Instruction Operands: LES reg16, mem32	$(dest) \leftarrow (EA)$ $(ES) \leftarrow (EA + 2)$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
LOCK	Lock the Bus: LOCK Causes the 8088 (configured in maximum mode) to assert its bus LOCK signal while the following instruction executes. The instruction most useful in this context is an exchange register with memory. The LOCK prefix may be combined with the segment override and/or REP prefixes. Instruction Operands: none	none	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
LODS	Load String (Byte or Word): LODS <i>src-string</i> Transfers the byte or word string element addressed by SI to register AL or AX and updates SI to point to the next element in the string. This instruction is not ordinarily repeated since the accumulator would be overwritten by each repetition, and only the last element would be retained. Instruction Operands: LODS <i>src-string</i> LODS (repeat) <i>src-string</i>	When Source Operand is a Byte: $(AL) \leftarrow (src-string)$ if $(DF) = 0$ then $(SI) \leftarrow (SI) + DELTA$ else $(SI) \leftarrow (SI) - DELTA$ When Source Operand is a Word: $(AX) \leftarrow (src-string)$ if $(DF) = 0$ then $(SI) \leftarrow (SI) + DELTA$ else $(SI) \leftarrow (SI) - DELTA$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
LOOP	Loop: LOOP <i>disp8</i> Decrements CX by 1 and transfers control to the target location if CX is not 0; otherwise the instruction following LOOP is executed. Instruction Operands: LOOP <i>short-label</i>	$(CX) \leftarrow (CX) - 1$ if $(CX) \neq 0$ then $(IP) \leftarrow (IP) + disp8$ (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
LOOPE LOOPZ	Loop While Equal: LOOPE <i>disp8</i> LOOPZ <i>disp8</i> Decrements CX by 1 and transfers control to the target location if CX is not 0 and IZF is set; otherwise the next sequential instruction is executed. Instruction Operands: LOOPE <i>short-label</i> LOOPZ <i>short-label</i>	$(CX) \leftarrow (CX) - 1$ if $(ZF) = 1$ and $(CX) \neq 0$ then $(IP) \leftarrow (IP) + disp8$ (sign-ext to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
LOOPNE LOOPNZ	Loop While Not Equal: Loop While Not Zero. LOOPNE <i>dispb8</i> LOOPNZ <i>dispb8</i> Decrements CX by 1 and transfers control to the target location if CX is not 0 and if ZF is clear; otherwise the next sequential instruction is executed. Instruction Operands: LOOPNE short-label LOOPNZ short-label	$(CX) \leftarrow (CX) - 1$ if $(ZF) = 0$ and $(CX) \neq 0$ then $(IP) \leftarrow (IP) + \text{dispb8}$ (sign-extended to 16 bits)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
MOV	Move (Byte or Word): MOV <i>dest, src</i> Transfers a byte or a word from the source operand to the destination operand. Instruction Operands: MOV mem, accum MOV accum, mem MOV reg, reg MOV reg, mem MOV mem, reg MOV reg, imm8 MOV mem, imm8 MOV seg-reg, reg16 MOV seg-reg, mem16 MOV reg16, seg-reg MOV mem16, seg-reg	$(\text{dest}) \leftarrow (\text{src})$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
MOVS	Move String: MOVS <i>dest-string, src-string</i> Transfers a byte or a word from the source string (addressed by SI) to the destination string (addressed by DI) and updates SI and DI to point to the next string element. When used in conjunction with REP, MOVS performs a memory-to-memory block transfer. Instruction Operands: MOVS <i>dest-string, src-string</i> MOVS (repeat) <i>dest-string, src-string</i>	$(\text{dest-string}) \leftarrow (\text{src-string})$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
MUL	Multiply: MUL <i>src</i> Performs an unsigned multiplication of the source operand and the accumulator. If the source is a byte, then it is multiplied by register AL, and the double-length result is returned in AH and AL. If the source operand is a word, then it is multiplied by register AX, and the double-length result is returned in registers DX and AX. The operands are treated as unsigned binary numbers (see AAM). If the upper half of the result (AH for byte source, DX for word source) is non-zero, CF and OF are set; otherwise they are cleared. Instruction Operands: MUL reg MUL mem	When Source Operand is a Byte: $(AX) \leftarrow (AL) \times (\text{src})$ if $(AH) = 0$ then $(CF) \leftarrow 0$ else $(CF) \leftarrow 1$ $(OF) \leftarrow (CF)$ When Source Operand is a Word: if $(DX:AX) \leftarrow (AX) \times (\text{src})$ then $(DX) = 0$ $(CF) \leftarrow 0$ else $(CF) \leftarrow 1$ $(OF) \leftarrow (CF)$	AF ? CF ✓ DF – IF – OF ✓ PF ? SF ? TF – ZF ?

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
NEG	<p>Negate: NEG <i>dest</i> Subtracts the destination operand, which may be a byte or a word, from 0 and returns the result to the destination. This forms the two's complement of the number, effectively reversing the sign of an integer. If the operand is zero, its sign is not changed. Attempting to negate a byte containing -128 or a word containing -32,768 causes no change to the operand and sets OF.</p> <p>Instruction Operands: NEG reg NEG mem</p>	<p>When Source Operand is a Byte: $(dest) \leftarrow FFH - (dest)$ $(dest) \leftarrow (dest) + 1$ (affecting flags)</p> <p>When Source Operand is a Word: $(dest) \leftarrow FFFFH - (dest)$ $(dest) \leftarrow (dest) + 1$ (affecting flags)</p>	<p>AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓</p>
NOP	<p>No Operation: NOP Causes the CPU to do nothing.</p> <p>Instruction Operands: none</p>	None	<p>AF – CF – DF – IF – OF – PF – SF – TF – ZF –</p>
NOT	<p>Logical Not: NOT <i>dest</i> Inverts the bits (forms the one's complement) of the byte or word operand.</p> <p>Instruction Operands: NOT reg NOT mem</p>	<p>When Source Operand is a Byte: $(dest) \leftarrow FFH - (dest)$ When Source Operand is a Word: $(dest) \leftarrow FFFFH - (dest)$</p>	<p>AF – CF – DF – IF – OF – PF – SF – TF – ZF –</p>

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
OR	<p>Logical OR: OR <i>dest,src</i> Performs the logical "inclusive or" of the two operands (bytes or words) and returns the result to the destination operand. A bit in the result is set if either or both corresponding bits in the original operands are set; otherwise the result bit is cleared.</p> <p>Instruction Operands: OR reg, reg OR reg, mem OR mem, reg OR accum, imm OR reg, imm OR mem, imm</p>	$(dest) \leftarrow (dest) \text{ or } (src)$ $(CF) \leftarrow 0$ $(OF) \leftarrow 0$	<p>AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓</p>
OUT	<p>Output: OUT <i>port, accumulator</i> Transfers a byte or a word from the AL register or the AX register, respectively, to an output port. The port number may be specified either with an immediate byte constant, allowing access to ports numbered 0 through 255, or with a number previously placed in register DX, allowing variable access (by changing the value in DX) to ports numbered from 0 through 65,535.</p> <p>Instruction Operands: OUT imm8, AL OUT DX, AX</p>	$(dest) \leftarrow (src)$	<p>AF – CF – DF – IF – OF – PF – SF – TF – ZF –</p>

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
OUTS	<p>Out String: OUTS <i>port, src_string</i> Performs block output from memory to an I/O port. The port address is placed in the DX register. The memory address is placed in the SI register. This instruction uses the DS segment register, but this may be changed with a segment override instruction. After the data transfer takes place, the pointer register (SI) increments or decrements, depending on the value of the direction flag (DF). The pointer register changes by 1 for byte transfers or 2 for word transfers.</p> <p>Instruction Operands: OUTS <i>port, src_string</i> OUTS (repeat) <i>port, src_string</i></p>	(<i>dst</i>) ← (<i>src</i>)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
POP	<p>POP <i>dest</i> Transfers the word at the current top of stack (pointed to by SP) to the destination operand and then increments SP by two to point to the new top of stack.</p> <p>Instruction Operands: POP <i>reg</i> POP <i>seg-reg</i> (CS illegal) POP <i>mem</i></p>	(<i>dest</i>) ← ((SP) + 1)(SP) (SP) ← (SP) + 2	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
POPA	<p>Pop All: POPA Pops all data, pointer, and index registers off of the stack. The SP value popped is discarded.</p> <p>Instruction Operands: none</p>	(DI) ← ((SP) + 1)(SP) (SP) ← (SP) + 2 (SI) ← ((SP) + 1)(SP) (SP) ← (SP) + 2 (BP) ← ((SP) + 1)(SP) (SP) ← (SP) + 2 (BX) ← ((SP) + 1)(SP) (SP) ← (SP) + 2 (DX) ← ((SP) + 1)(SP) (SP) ← (SP) + 2 (CX) ← ((SP) + 1)(SP) (SP) ← (SP) + 2 (AX) ← ((SP) + 1)(SP) (SP) ← (SP) + 2	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
POPF	<p>Pop Flags: POPF Transfers specific bits from the word at the current top of stack (pointed to by register SP) into the 8086/8088 flags, replacing whatever values the flags previously contained. SP is then incremented by two to point to the new top of stack.</p> <p>Instruction Operands: none</p>	Flags ← ((SP) + 1)(SP) (SP) ← (SP) + 2	AF ✓ CF ✓ DF ✓ IF ✓ OF ✓ PF ✓ SF ✓ TF ✓ ZF ✓
PUSH	<p>Push: PUSH <i>src</i> Decrements SP by two and then transfers a word from the source operand to the top of stack now pointed to by SP.</p> <p>Instruction Operands: PUSH <i>reg</i> PUSH <i>seg-reg</i> (CS legal) PUSH <i>mem</i></p>	(SP) ← (SP) – 2 ((SP) + 1)(SP) ← (<i>src</i>)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
PUSHA	Push All: PUSHA Pushes all data, pointer, and index registers onto the stack. The order in which the registers are saved is: AX, CX, DX, BX, SP, BP, SI, and DI. The SP value pushed is the SP value before the first register (AX) is pushed. Instruction Operands: none	$(temp) \leftarrow (SP)$ $((SP) + 1(SP)) \leftarrow (AX)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow (CX)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow (DX)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow (BX)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow (temp)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow (BP)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow (SI)$ $(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow (DI)$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
PUSHF	Push Flags: PUSHF Decrements SP by two and then transfers all flags to the word at the top of stack pointed to by SP. Instruction Operands: none	$(SP) \leftarrow (SP) - 2$ $((SP) + 1(SP)) \leftarrow \text{Flags}$	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
RCL	Rotate Through Carry Left: RCL <i>dest, count</i> Rotates the bits in the byte or word destination operand to the left by the number of bits specified in the count operand. The carry flag (CF) is treated as part of the destination operand, that is, its value is rotated into the low-order bit of the destination, and itself is replaced by the high-order bit of the destination. Instruction Operands: RCL reg, n RCL mem, n RCL reg, CL RCL mem, CL	$(temp) \leftarrow \text{count}$ do while $(temp) \neq 0$ $(tmpd) \leftarrow (CF)$ $(CF) \leftarrow \text{high-order bit of } (dest)$ $(dest) \leftarrow (dest) \times 2 + (tmpd)$ $(temp) \leftarrow (temp) - 1$ if $\text{count} = 1$ then high-order bit of $(dest) \neq (CF)$ if then $(OF) \leftarrow 1$ else $(CF) \leftarrow 0$ else (OF) undefined else (OF) undefined	AF – CF ✓ DF – IF – OF ✓ PF – SF – TF – ZF –
RCR	Rotate Through Carry Right: RCR <i>dest, count</i> Operates exactly like RCL except that the bits are rotated right instead of left. Instruction Operands: RCR reg, n RCR mem, n RCR reg, CL RCR mem, CL	$(temp) \leftarrow \text{count}$ do while $(temp) \neq 0$ $(tmpd) \leftarrow (CF)$ $(CF) \leftarrow \text{low-order bit of } (dest)$ $(dest) \leftarrow (dest) / 2$ high-order bit of $(dest) \leftarrow (tmpd)$ $(temp) \leftarrow (temp) - 1$ if $\text{count} = 1$ then high-order bit of $(dest) \neq$ next-to-high-order bit of $(dest)$ if then $(OF) \leftarrow 1$ else $(OF) \leftarrow 0$ else (OF) undefined	AF – CF ✓ DF – IF – OF ✓ PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
REP REPE REPZ REPNE REPNZ	<p>Repeat: Repeat While Equal: Repeat While Zero: Repeat While Not Equal: Repeat While Not Zero:</p> <p>Controls subsequent string instruction repetition. The different mnemonics are provided to improve program clarity.</p> <p>REP is used in conjunction with the MOVSB (Move String) and STOS (Store String) instructions and is interpreted as "repeat while not end-of-string" (CX not 0).</p> <p>REPE and REPZ operate identically and are physically the same prefix byte as REP. These instructions are used with the CMPS (Compare String) and SCAS (Scan String) instructions and require ZF (posted by these instructions) to be set before initiating the next repetition.</p> <p>REPNE and REPNZ are mnemonics for the same prefix byte. These instructions function the same as REPE and REPZ except that the zero flag must be cleared or the repetition is terminated. ZF does not need to be initialized before executing the repeated string instruction.</p> <p>Instruction Operands: none</p>	<p>do while (CX) ≠ 0 service pending interrupts (if any) execute primitive string Operation in succeeding byte (CX) ← (CX) - 1 if primitive operation is CMPB, CMPW, SCAB, or SCAW and (ZF) ≠ 0 then exit from while loop</p>	<p>AF – CF – DF – IF – OF – PF – SF – TF – ZF –</p>

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
RET	<p>Return: RET optional-pop-value</p> <p>Transfers control from a procedure back to the instruction following the CALL that activated the procedure. The assembler generates an intra-segment RET if the programmer has defined the procedure near, or an intersegment RET if the procedure has been defined as far. RET pops the word at the top of the stack (pointed to by register SP) into the instruction pointer and increments SP by two. If RET is intersegment, the word at the new top of stack is popped into the CS register, and SP is again incremented by two. If an optional pop value has been specified, RET adds that value to SP.</p> <p>Instruction Operands: RET imm8</p>	<p>(IP) ← ((SP) = 1:(SP)) (SP) ← (SP) + 2 if inter-segment then (CS) ← ((SP) + 1:(SP)) (SP) ← (SP) + 2 if add imm8 to SP then (SP) ← (SP) + data</p>	<p>AF – CF – DF – IF – OF – PF – SF – TF – ZF –</p>
ROL	<p>Rotate Left: ROL dest, count</p> <p>Rotates the destination byte or word left by the number of bits specified in the count operand.</p> <p>Instruction Operands: ROL reg, n ROL mem, n ROL reg, CL ROL mem CL</p>	<p>(temp) ← count do while (temp) ≠ 0 (CF) ← high-order bit of (dest) (dest) ← (dest) x 2 + (CF) (temp) ← (temp) - 1 if count = 1 then if high-order bit of (dest) ≠ (CF) then (OF) ← 1 else (OF) ← 0 else (OF) undefined</p>	<p>AF – CF ✓ DF – IF – OF ✓ PF – SF – TF – ZF –</p>

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
ROR	Rotate Right: ROR <i>dest, count</i> Operates similar to ROL except that the bits in the destination byte or word are rotated right instead of left. Instruction Operands: ROR reg, n ROR mem, n ROR reg, CL ROR mem, CL	(temp) ← count do while (temp) ≠ 0 (CF) ← low-order bit of (dest) (dest) ← (dest) / 2 high-order bit of (dest) ← (CF) (temp) ← (temp) - 1 if count = 1 then if high-order bit of (dest) ≠ next-to-high-order bit of (dest) then (OF) ← 1 else (OF) ← 0 else (OF) undefined	AF – CF ✓ DF – IF – OF ✓ PF – SF – TF – ZF –
SAHF	Store Register AH Into Flags: SAHF Transfers bits 7, 6, 4, 2, and 0 from register AH into SF, ZF, AF, PF, and CF, respectively, replacing whatever values these flags previously had. Instruction Operands: none	(SF) ← ZF; X ← (AF); X ← (PF); X ← (CF) ← (AH)	AF ✓ CF ✓ DF – IF – OF – PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
– the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SHL SAL	Shift Logical Left: Shift Arithmetic Left: SHL <i>dest, count</i> SAL <i>dest, count</i> Shifts the destination byte or word left by the number of bits specified in the count operand. Zeros are shifted in on the right. If the sign bit retains its original value, then OF is cleared. Instruction Operands: SHL reg, n SAL reg, n SHL mem, n SAL mem, n SHL reg, CL SAL reg, CL SHL mem, CL SAL mem, CL	(temp) ← count do while (temp) ≠ 0 (CF) ← high-order bit of (dest) (dest) ← (dest) × 2 (temp) ← (temp) - 1 if count = 1 then if high-order bit of (dest) ≠ (CE) then (OF) ← 1 else (OF) ← 0 else (OF) undefined	AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
SAR	Shift Arithmetic Right: SAR <i>dest, count</i> Shifts the bits in the destination operand (byte or word) to the right by the number of bits specified in the count operand. Bits equal to the original high-order (sign) bit are shifted in on the left, preserving the sign of the original value. Note that SAR does not produce the same result as the dividend of an "equivalent" IDIV instruction if the destination operand is negative and 1 bit is shifted out. For example, shifting -5 right by one bit yields -3, while integer division -5 by 2 yields -2. The difference in the instructions is that IDIV truncates all numbers toward zero, while SAR truncates positive numbers toward zero and negative numbers toward negative infinity. Instruction Operands: SAR reg, n SAR mem, n SAR reg, CL SAR mem, CL	(temp) ← count do while (temp) ≠ 0 (CF) ← low-order bit of (dest) (dest) ← (dest) / 2 (temp) ← (temp) - 1 if count = 1 then if high-order bit of (dest) ≠ next-to-high-order bit of (dest) then (OF) ← 1 else (OF) ← 0 else (OF) ← 0	AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
– the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SBB	<p>Subtract With Borrow: SBB <i>dest, src</i> Subtracts the source from the destination, subtracts one if CF is set, and returns the result to the destination operand. Both operands may be bytes or words. Both operands may be signed or unsigned binary numbers (see AAS and DAS)</p> <p>Instruction Operands: SBB reg, reg SBB reg, mem SBB mem, reg SBB accr, imm SBB reg, imm SBB mem, imm</p>	<p>if (CF) = 1 then (dest) = (dest) - (src) - 1 else (dest) ← (dest) - (src)</p>	AF ✓ CF ✓ DF - IF - OF ✓ PF ✓ SF ✓ TF - ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 - the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SCAS	<p>Scan String: SCAS <i>dest-string</i> Subtracts the destination string element (byte or word) addressed by DI from the content of AL (byte string) or AX (word string) and updates the flags, but does not alter the destination string or the accumulator. SCAS also updates DI to point to the next string element and AF, CF, OF, PF, SF and ZF to reflect the relationship of the scan value in AL/AX to the string element. If SCAS is prefixed with REPE or REPZ, the operation is interpreted as "scan while not end-of-string (CX not 0) and string-element = scan-value (ZF = 1)." This form may be used to scan for departure from a given value. If SCAS is prefixed with REPNE or REPNZ, the operation is interpreted as "scan while not end-of-string (CX not 0) and string-element is not equal to scan-value (ZF = 0)."</p> <p>Instruction Operands: SCAS <i>dest-string</i> SCAS (repeat) <i>dest-string</i></p>	<p>When Source Operand is a Byte: (AL) ← (byte-string) if (DF) = 0 then (DI) ← (DI) + DELTA else (DI) ← (DI) - DELTA</p> <p>When Source Operand is a Word: (AX) ← (word-string) if (DF) = 0 then (DI) ← (DI) + DELTA else (DI) ← (DI) - DELTA</p>	AF ✓ CF ✓ DF - IF - OF ✓ PF ✓ SF ✓ TF - ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 - the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SHR	Shift Logical Right: SHR <i>dest, src</i> Shifts the bits in the destination operand (byte or word) to the right by the number of bits specified in the count operand. Zeros are shifted in on the left. If the sign bit retains its original value, then OF is cleared. Instruction Operands: SHR reg, n SHR mem, 1 SHR reg, CL SHR mem, CL	(temp) ← count do while (temp) ≠ 0 (CF) ← low-order bit of (dest) (dest) ← (dest) / 2 (temp) ← (temp) - 1 if count = 1 then high-order bit of (dest) ≠ next-to-high-order bit of (dest) then (OF) ← 1 else (CF) ← 0 else (OF) undefined	AF ? CF ✓ DF ✓ IF - OF ✓ PF ✓ SF ✓ TF - ZF ✓
STC	Set Carry Flag: STC Sets CF to 1. Instruction Operands: none	(CF) ← 1	AF - CF ✓ DF - IF - OF - PF - SF - TF - ZF -
STD	Set Direction Flag: STD Sets DF to 1 causing the string instructions to auto-decrement the SI and/or DI index registers. Instruction Operands: none	(DF) ← 1	AF - CF - DF ✓ IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows:
- the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
STI	Set Interrupt-enable Flag: STI Sets IF to 1, enabling processor recognition of maskable interrupt requests appearing on the INTR line. Note however, that a pending interrupt will not actually be recognized until the instruction following STI has executed. Instruction Operands: none	(IF) ← 1	AF - CF - DF - IF ✓ OF - PF - SF - TF - ZF -
STOS	Store (Byte or Word) String: STOS <i>dest-string</i> Transfers a byte or word from register AL or AX to the string element addressed by DI and updates DI to point to the next location in the string. As a repeated operation. Instruction Operands: STOS <i>dest-string</i> STOS (repeat) <i>dest-string</i>	When Source Operand is a Byte: (DEST) ← (AL) if (DF) = 0 then (DI) ← (DI) + DELTA else (DI) ← (DI) - DELTA When Source Operand is a Word: (DEST) ← (AX) if (DF) = 0 then (DI) ← (DI) + DELTA else (DI) ← (DI) - DELTA	AF - CF - DF - IF - OF - PF - SF - TF - ZF -

NOTE: The three symbols used in the Flags Affected column are defined as follows:
- the contents of the flag remain unchanged after the instruction is executed
? the contents of the flag is undefined after the instruction is executed
✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
SUB	<p>Subtract: SUB <i>dest, src</i> The source operand is subtracted from the destination operand, and the result replaces the destination operand. The operands may be bytes or words. Both operands may be signed or unsigned binary numbers (see AAS and DAS).</p> <p>Instruction Operands: SUB reg, reg SUB reg, mem SUB mem, reg SUB accum, immed SUB reg, immed SUB mem, immed</p>	(<i>dest</i>) ← (<i>dest</i>) – (<i>src</i>)	AF ✓ CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓
TEST	<p>Test: TEST <i>dest, src</i> Performs the logical "and" of the two operands (bytes or words), updates the flags, but does not return the result, i.e., neither operand is changed. If a TEST instruction is followed by a JNZ (jump if not zero) instruction, the jump will be taken if there are any corresponding one bits in both operands.</p> <p>Instruction Operands: TEST reg, reg TEST reg, mem TEST accum, immed TEST reg, immed TEST mem, immed</p>	(<i>dest</i>) and (<i>src</i>) (CF) ← 0 (OF) ← 0	AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
WAIT	<p>Wait: WAIT Causes the CPU to enter the wait state while its test line is not active.</p> <p>Instruction Operands: none</p>	None	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
XCHG	<p>Exchange: XCHG <i>dest, src</i> Switches the contents of the source and destination operands (bytes or words). When used in conjunction with the LOCK prefix, XCHG can test and set a semaphore that controls access to a resource shared by multiple processors.</p> <p>Instruction Operands: XCHG accum, reg XCHG mem, reg XCHG reg, reg</p>	(<i>temp</i>) ← (<i>dest</i>) (<i>dest</i>) ← (<i>src</i>) (<i>src</i>) ← (<i>temp</i>)	AF – CF – DF – IF – OF – PF – SF – TF – ZF –

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed

Table C-4. Instruction Set (Continued)

Name	Description	Operation	Flags Affected
XLAT	<p>Translate: XLAT <i>translate-table</i> Replaces a byte in the AL register with a byte from a 256-byte, user-coded translation table. Register BX is assumed to point to the beginning of the table. The byte in AL is used as an index into the table and is replaced by the byte at the offset in the table corresponding to AL's binary value. The first byte in the table has an offset of 0. For example, if AL contains 5H, and the sixth element of the translation table contains 33H, then AL will contain 33H following the instruction. XLAT is useful for translating characters from one code to another, the classic example being ASCII to EBCDIC or the reverse.</p> <p>Instruction Operands: XLAT <i>src-table</i></p>	AL ← ((BX) + (AL))	AF – CF – DF – IF – OF – PF – SF – TF – ZF –
XOR	<p>Exclusive Or: XOR <i>dest, src</i> Performs the logical "exclusive or" of the two operands and returns the result to the destination operand. A bit in the result is set if the corresponding bits of the original operands contain opposite values (one is set, the other is cleared); otherwise the result bit is cleared.</p> <p>Instruction Operands: XOR reg, reg XOR reg, mem XOR mem, reg XOR accum, imm8d XOR reg, imm8d XOR mem, imm8d</p>	(dest) ← (dest) xor (src) (CF) ← 0 (OF) ← 0	AF ? CF ✓ DF – IF – OF ✓ PF ✓ SF ✓ TF – ZF ✓

NOTE: The three symbols used in the Flags Affected column are defined as follows:
 – the contents of the flag remain unchanged after the instruction is executed
 ? the contents of the flag is undefined after the instruction is executed
 ✓ the flag is updated after the instruction is executed