

## 4. SYNOPSIS' STD\_LOGIC\_ARITH

### 4.1. PREDEFINED TYPES

**UNSIGNED**(na to | downto na) Array of STD\_LOGIC  
**SIGNED**(na to | downto na) Array of STD\_LOGIC  
**SMALL\_INT** Integer subtype, 0 or 1

### 4.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		sg	sg,lv
-		sg	sg,lv
un +,*,/		un	un,lv
sg +,*,/		sg	sg,lv
un +,*,/e		un	sg,lv
un +,*,/e		in	un,lv
sg +,*,/e		in	sg,lv
un +,*,/e		un	un,lv
sg +,*,/e		un	sg,lv
<>	<=>	=/=	un bool
<>	<=>	=/=	sg bool
<>	<=>	=/=	in bool
<>	<=>	=/=	in bool

### 4.3. PREDEFINED FUNCTIONS

**SHL**(un, un) un **SHR**(un, un) un  
**SHL**(sg, un) sg **SHR**(sg, un) sg  
**EXT**(lv, in) lv **zero-extend**  
**SEXT**(lv, in) lv **sign-extend**

### 4.4. CONVERSION FUNCTIONS

From	To	Function
un,lv	sg	<b>SIGNED</b> (from)
sg,lv	un	<b>UNSIGNED</b> (from)
sg,un	lv	<b>STD_LOGIC_VECTOR</b> (from)
un,sg	in	<b>CONV_INTEGER</b> (from)
in,un,sg,u	un	<b>CONV_UNSIGNED</b> (from, size)
in,un,sg,u	sg	<b>CONV_UNSIGNED</b> (from, size)
in,un,sg,u	lv	<b>CONV_SIGNED</b> (from, size)
in,un,sg,u	lv	<b>CONV_STD_LOGIC_VECTOR</b> (from, size)

## 5. SYNOPSIS' STD\_LOGIC\_UNSIGNED

### 5.1. OVERLOADED OPERATORS

Left	Op	Right	Return
+		lv	lv
+,*		lv	lv
+,*,/e		in	lv
+,*,/e		u/l	lv
<>	<=>	=/=	bool
<>	<=>	=/=	bool

### 5.2. CONVERSION FUNCTIONS

From	To	Function
lv	in	<b>CONV_INTEGER</b> (from)

## 6. SYNOPSIS' STD\_LOGIC\_SIGNED

### 6.1. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		lv	lv
+,*		lv	lv
+,*,/e		in	lv
+,*,/e		u/l	lv
<>	<=>	=/=	bool
<>	<=>	=/=	in bool

### 6.2. CONVERSION FUNCTIONS

From	To	Function
lv	in	<b>CONV_INTEGER</b> (from)

## 7. SYNOPSIS' STD\_LOGIC\_MISC

### 7.1. PREDEFINED FUNCTIONS

**AND\_REDUCE**(lv | uv) u/l  
**OR\_REDUCE**(lv | uv) u/l  
**XOR\_REDUCE**(lv | uv) u/l

## 8. CADENCE'S STD\_LOGIC\_ARITH

### 8.1. OVERLOADED OPERATORS

Left	Op	Right	Return
u/l +,*,/		u/l	u/l
lv +,*,/		lv	lv
lv +,*,/e		u/l	lv
lv +,*,/e		in	lv
uv +,*,/		uv	uv
uv +,*,/e		u/l	uv
uv +,*,/e		in	uv
lv <>	<=>	=/=	bool
uv <>	<=>	=/=	bool

### 8.2. PREDEFINED FUNCTIONS

**SH\_LEFT**(lv, na) lv  
**SH\_LEFT**(uv, na) uv  
**SH\_RIGHT**(lv, na) lv  
**SH\_RIGHT**(uv, na) uv  
**ALIGN\_SIZE**(lv, na) lv  
**ALIGN\_SIZE**(uv, na) uv  
**ALIGN\_SIZE**(u/l, na) u/l,uv

C-like ?: replacements:

**COND\_OP**(bool lv, lv) lv  
**COND\_OP**(bool uv, uv) uv  
**COND**(bool, u/l, u/l) u/l

### 8.3. CONVERSION FUNCTIONS

From	To	Function
lv,uv,u/l	in	<b>TO_INTEGER</b> (from)
in	lv	<b>TO_STDLOGICVECTOR</b> (from, size)
in	uv	<b>TO_STDLOGICVECTOR</b> (from, size)

## 9. MENTOR'S STD\_LOGIC\_ARITH

### 9.1. PREDEFINED TYPES

**UNSIGNED**(na to | downto na) Array of STD\_LOGIC  
**SIGNED**(na to | downto na) Array of STD\_LOGIC

### 9.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		sg	sg
-		sg	sg
u/l +,*		u/l	u/l
uv +,*,/mod,rem,**		uv	uv
lv +,*,/mod,rem,**		lv	lv
un +,*,/mod,rem,**		un	un
sg +,*,/mod,rem,**		sg	sg
<>	<=>	=/=	bool
<>	<=>	=/=	sg bool
not		un	un
not		sg	sg
un and,nand,or,nor,xor		un	un
sg and,nand,or,nor,xor,xnor		sg	sg
uv <i>sla, sra, sll, srl, rol, ror</i>		uv	uv
lv <i>sla, sra, sll, srl, rol, ror</i>		lv	lv
un <i>sla, sra, sll, srl, rol, ror</i>		un	un
sg <i>sla, sra, sll, srl, rol, ror</i>		sg	sg

### 9.3. PREDEFINED FUNCTIONS

**ZERO\_EXTEND**(uv | lv | un, na) same  
**ZERO\_EXTEND**(u/l, na) lv  
**SIGN\_EXTEND**(sg, na) sg  
**AND\_REDUCE**(lv | lv | un | sg) u/l  
**OR\_REDUCE**(uv | lv | un | sg) u/l  
**XOR\_REDUCE**(uv | lv | un | sg) u/l

### 9.4. CONVERSION FUNCTIONS

From	To	Function
u/l,uv,lv,un,sg	in	<b>TO_INTEGER</b> (from)
u/l,uv,lv,un,sg	in	<b>CONV_INTEGER</b> (from)
bool	u/l	<b>TO_STDLOGIC</b> (from)
na	un	<b>TO_UNSIGNED</b> (from, size)
na	un	<b>CONV_UNSIGNED</b> (from, size)
in	sg	<b>TO_SIGNED</b> (from, size)
in	sg	<b>CONV_SIGNED</b> (from, size)
na	lv	<b>TO_STDLOGICVECTOR</b> (from, size)
na	uv	<b>TO_STDLOGICVECTOR</b> (from, size)

© 1995, 1996 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

### Qualis Design Corporation


*Elite Consulting and Training in High-Level Design*

Phone: +1-503-644-9700 FAX: +1-503-643-1583

E-mail: info@qualis.com Web: http://www.qualis.com

Also available: VHDL Quick Reference Card

Verilog HDL Quick Reference Card



# 1164 PACKAGES QUICK REFERENCE CARD

Revision 2.0

()	Grouping	[]	Optional
{}	Repeated		Alternative
<b>bold</b>	As is	CAPS	User Identifier
<i>italic</i>	VHDL-93	e	commutative
b	BIT		
bv	BIT_VECTOR		
u/l	STD_ULOGIC/STD_LOGIC		
uv	STD_ULOGIC_VECTOR		
lv	STD_LOGIC_VECTOR		
un	UNSIGNED		
sg	SIGNED		
in	INTEGER		
na	NATURAL		
sm	SMALL_INT		
	(subtype INTEGER range 0 to 1)		

## 1. IEEE'S STD\_ULOGIC\_1164

### 1.1. LOGIC VALUES

'U'	Uninitialized
'X'/'W'	Strong/Weak unknown
'0'/'L'	Strong/Weak 0
'1'/'H'	Strong/Weak 1
'Z'	High Impedance
'-'	Don't care

### 1.2. PREDEFINED TYPES

STD_ULOGIC	Base type
Subtypes:	
STD_ULOGIC	Resolved STD_ULOGIC
X01	Resolved X, 0 & 1
X01Z	Resolved X, 0, 1 & Z
UX01	Resolved U, X, 0 & 1
UX01Z	Resolved U, X, 0, 1 & Z
STD_ULOGIC_VECTOR(na to   downto na)	Array of STD_ULOGIC
STD_LOGIC_VECTOR(na to   downto na)	Array of STD_LOGIC

© 1995, 1996 Qualis Design Corporation

## 1.3. OVERLOADED OPERATORS

Description	Left	Operator	Right
bitwise-and	u/l,uv,lv	<b>and, nand</b>	u/l,uv,lv
bitwise-or	u/l,uv,lv	<b>or, nor</b>	u/l,uv,lv
bitwise-xor	u/l,uv,lv	<b>xor, xnor</b>	u/l,uv,lv
bitwise-not		<b>not</b>	u/l,uv,lv

## 1.4. CONVERSION FUNCTIONS

From	To	Function
u/l	b	TO_BIT(from <sub>i</sub> , xmap)
uv,lv	bv	TO_BITVECTOR(from <sub>i</sub> , xmap)
b	u/l	TO_STDLOGIC(from)
bv,uv	lv	TO_STDLOGICVECTOR(from)
bv,lv	uv	TO_STDLOGICVECTOR(from)

## 2. IEEE'S NUMERIC\_STD

### 2.1. PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of STD\_ULOGIC  
SIGNED(na to | downto na) Array of STD\_ULOGIC

### 2.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		sg	sg
-		sg	sg
un	+,-,*,/rem,mod	un	un
sg	+,-,*,/rem,mod	sg	sg
un	+,-,*,/rem,mod,e	na	un
sg	+,-,*,/rem,mod,e	in	sg
un	<>,<=>,>=,/=	un	bool
sg	<>,<=>,>=,/=	sg	bool
un	<>,<=>,>=,/=,e	na	bool
sg	<>,<=>,>=,/=,e	in	bool

### 2.3. PREDEFINED FUNCTIONS

SHIFT_LEFT(un, na)	un
SHIFT_RIGHT(un, na)	un
SHIFT_LEFT(sg, na)	sg
SHIFT_RIGHT(sg, na)	sg
ROTATE_LEFT(un, na)	un
ROTATE_RIGHT(un, na)	un
ROTATE_LEFT(sg, na)	sg
ROTATE_RIGHT(sg, na)	sg
RESIZE(sg, na)	sg
RESIZE(un, na)	un
STD_MATCH(u/l, u/l)	bool
STD_MATCH(u/l, u/l)	bool
STD_MATCH(lv, lv)	bool
STD_MATCH(un, un)	bool
STD_MATCH(sg, sg)	bool

© 1995, 1996 Qualis Design Corporation

## 2.4. CONVERSION FUNCTIONS

From	To	Function
un,lv	sg	SIGNED(from)
sg,lv	un	UNSIGNED(from)
un,sg	lv	STD_LOGIC_VECTOR(from)
un,sg	in	TO_INTEGER(from)
na	un	TO_UNSIGNED(from, size)
in	sg	TO_SIGNED(from, size)

## 3. IEEE'S NUMERIC\_BIT

### 3.1. PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of BIT  
SIGNED(na to | downto na) Array of BIT

### 3.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		sg	sg
-		sg	sg
un	+,-,*,/rem,mod	un	un
sg	+,-,*,/rem,mod	sg	sg
un	+,-,*,/rem,mod,e	na	un
sg	+,-,*,/rem,mod,e	in	sg
un	<>,<=>,>=,/=	un	bool
sg	<>,<=>,>=,/=	sg	bool
un	<>,<=>,>=,/=,e	na	bool
sg	<>,<=>,>=,/=,e	in	bool

### 3.3. PREDEFINED FUNCTIONS

SHIFT_LEFT(un, na)	un
SHIFT_RIGHT(un, na)	un
SHIFT_LEFT(sg, na)	sg
SHIFT_RIGHT(sg, na)	sg
ROTATE_LEFT(un, na)	un
ROTATE_RIGHT(un, na)	un
ROTATE_LEFT(sg, na)	sg
ROTATE_RIGHT(sg, na)	sg
RESIZE(sg, na)	sg
RESIZE(un, na)	un

### 3.4. CONVERSION FUNCTIONS

From	To	Function
un,bv	sg	SIGNED(from)
sg,bv	un	UNSIGNED(from)
un,sg	bv	BIT_VECTOR(from)
un,sg	in	TO_INTEGER(from)
na	un	TO_UNSIGNED(from)
in	sg	TO_SIGNED(from)

© 1995, 1996 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

© 1995, 1996 Qualis Design Corporation