



Memory System Design

Exercise 1: Is t_{AW} a requirement or a guaranteed specification for this memory? How about the t_{AA} ?



t_{AW} is requirement
 t_{AA} is guaranteed response




Exercise 2: How many 256 kx8 memory IC's would be required to build a 1 M x32 memory? What is the width of the data bus? How many address bus bits would be required from the CPU? Which of these would connect to the memory IC's? What address values could be placed on the address bus? How many chip-select lines would be required?

$$\frac{W}{w} \cdot \frac{2^{nm}}{2^n}$$

$$= \frac{32}{8} \cdot \frac{1M}{256}$$

$$= 4 \cdot 4$$

$$= 16$$



$$1M = 2^{20}$$

$$2^m = 4$$

$$m = \underline{\underline{2}}$$

$$n = \log_2(256k)$$

$$= \underline{\underline{18 \text{ bits}}}$$

need $1M \times 32 = 1M \times 4 \text{ bytes} = 4 \text{ MBytes.}$
 so need total of $\log_2(4M)$ address bit
 $= \log_2(4M) = 22 \text{ bits}$

but l.s. 2 bits (A_0 & A_1) are used to select
 a byte from the 32 bits
 so only need 20 bits ($A_2 \dots A_{21}$) to
 select a word.


for each IC need to select 1 of 256 k
 words so need $\log_2(256k) = 18 \text{ bits.}$

$$\frac{256k}{k} = 2^8 \cdot 2^{10} = 2^{18}$$

need $m = 18 + n = 2 + 2$ (for byte select)

$$= 22 \text{ bits}$$

Exercise 3: How large are the two lowest memory regions in the memory map above?



$$\begin{array}{r}
 0x\ 100\ -\ 0000 \\
 -\ 0x\ 40\ -\ 0000 \\
 \hline
 0x\ \text{000000} = \text{12'582'912}_{10} \\
 = 12\ \text{MBytes.}
 \end{array}$$

Exercise 4: If a CPU has a 32-bit address bus, how many bytes can it address? What range of addresses would correspond to the first 64 k Bytes? If this range of memory was to be implemented with 32-bit words, how many address bits would be required to select a byte within each word? How many bits would be required to select a 32-bit word within the 64 k range? How many bits are not directly connected to the memory ICs? What would they be used for?

1 GByte = 2^{30} bytes.



2^{32} bytes = 4 GBytes can be addressed.

0 - (64k-1) or $0000 \rightarrow 65535$
 $0x0000 \rightarrow 0xFFFF$


32 bits words. is $32/8 = 4$ bytes per word.

need $\log_2(4) = 2$ bits to select a byte.

$n = \log_2(16k)$
 $= 14$ bits

Exercise 5: A 4kx16 memory is to be used in a system with a 20-bit address bus. This memory is to respond to addresses starting at 20'hf2000. Draw the memory map. Assuming the address signal is defined as logic [19:0] a; and the chip-select as logic cs0 ;, write the Verilog that would implement the chip-select signal cs0. Write the expression for a second chip-select, cs1 that would enable a second 8 kBytes bank immediately above (at a higher address than) the first.



$$4k \times 16 = 4k \times \frac{16}{8} = 8k \text{ bytes}$$

→ assign cs0 = a >= 20'hf2000 && a <= 20'hf3fff;

$$\begin{aligned} \geq f2000 &= \underbrace{11110010}_{\text{address bits}} \underbrace{\dots}_{\text{don't care}} \\ \leq f3fff &= \underbrace{11110011}_{\text{address bits}} \underbrace{\dots}_{\text{don't care}} \end{aligned}$$

assign cs0 = a[19:13] == 7'b1111_001;

or
assign cs0 = a ==? { 7'b1111_001, {13{1'b?}} }

module decoder

(input logic [19:0] a,
output logic cs0, cs1, cs2);

assign cs0 = a >= 20'hf2000 && a <= 20'hf3fff ;

assign cs1 = a[19:13] == 7'b1111_001 ;

assign cs2 = a ==? { 7'b1111_001, {13{1'b?}} } ;

endmodule