



Programmable Logic Applications and Architectures

Exercise 1: What improvement in number of transistors per unit area would be achieved by reducing the transistor dimensions from 7 nm to 5 nm? Approximately how many 5x5 mm die fit on a 300 mm wafer?



$$= \frac{\frac{1}{5\text{nm} \times 5\text{nm}}}{\frac{1}{7\text{nm} \times 7\text{nm}}} = \frac{7^2}{5^2} = \frac{49}{25} \approx 2x$$

doubles # transistor per unit area.



$$5 \times 5 \text{ mm} = (5 \times 10^{-3})^2$$

$$\text{area } \pi \left(\frac{d}{2}\right)^2 = \pi \left(\frac{0.3}{2}\right)^2$$

$$\# \text{ die} \approx \frac{\pi}{4} \frac{9 \times 10^{-2}}{25 \times 10^{-6}} = \frac{1}{3} \times 10^4$$

$$\approx \underline{\underline{3000 \text{ die}}}$$

300 mm
digital
Samsung
TSMC
Intel
Global Foundries. (AMD)

→ Altera

→ Xilinx

- memories (SK Hynix, ...)
- analog or mixed-signal (TI, ...)

Exercise 2: Would you use hardware or software to implement:
A calculator? A controller for kitchen appliance? An Ethernet interface? To do Bitcoin "mining"?

n/w vs s/w
calculator - s/w
kitchen appliance - microcontroller (s/w)
Ethernet - n/w
Bitcoin mining - n/w

Exercise 3: Would you use a PLD or ASIC for: A project that had to be completed within a month? That would be expected to sell 100 million units? Whose complete requirements aren't known? A state-of-the-art general-purpose CPU?

- 1 month - TTM - PLD
- $10^8 \times 10^6$ - ASIC
- unknown requirements - PLD
- fast CPU - ASIC