# **Combinational Logic Design with Verilog**

#### Introduction

This lab introduces logic synthesis using Verilog. You will need the following from your ELEX 1117 and 2117 parts kits:

- · solderless breadboard
- EPM240T100C5 CPLD board, Byte Blaster JTAG interface and coaxial power connector,
- an LD5643BR 4-digit 7-segment LED display<sup>1</sup>
- $7 \times 200 \ \Omega$  resistors
- two SPST N.O. pushbutton switches
- pin-header jumpers

## **Circuit Description**

The following block diagram shows how the pushbutton switches and LED are connected to the CPLD:



The two pushbuttons, x[0] and x[1], are the active-low inputs to your design. These inputs will be configured with internal pull-up resistors.

The display contains four 7-segment displays. The active-high digit-enable outputs are en[3] through en[0] in order form left to right and the active-low segment-enable outputs are a through g:

Active-low means an input or output is at a low logic level when it's true. We will consider a switch to be "true" when pressed and an LED digit or segment is "true" when lit.

Your circuit should display the last four digits of *your* BCIT ID in the appropriate digit position when the switch inputs, treated as a binary number, have values of 0 through 3. For example, if you BCIT ID is A00123456 then when both switches are false (not pressed) the LED should show 3 on the leftmost digit and when the rightmost switch is pressed (x[0] is low) then the LED should show 4 in the second digit, etc. The truth table defining the input-to-output relationship for an ID of A00123456 is:

x[1]	x[0]	en[3:0]	LED
0	0	1000	3
0	1	0100	Ч
1	0	0010	5
1	1	0001	Б

Note that the table above shows the *logical* values of  $\mathbf{x}$ . This means that a 1 indicates "true" which corresponds to a *low* logic level for  $\mathbf{x}[i]$  and a *high* level for **en**[*i*]. Verilog uses the values 0 and 1 for low and high logic levels respectively when specifying input and output values. But it also uses 0 and 1 for arithmetic and truth values. This can be confusing so you need to pay attention to the context.

#### **CPLD and LED Interfaces**

The tables and photos below show one way to connect the CPLD to the switches and the LED. You may use different pins; for example, if some of your IO pins are damaged.

You will configure internal pull-up resistors on x[0] and x[1] so that the N.O. (normally open) pushbutton switch contacts produce a low logic level when pressed.

Your ELEX 2117 parts kit contains an LD5643BR (or compatible) display. The multiplexed commonanode configuration has one anode per digit but the

<sup>&</sup>lt;sup>1</sup>Note that Lee's Electronics links to the wrong datasheet.

cathodes for each segment are connected together as you can see from the schematic:  $^2$ 



To display a number in a particular digit position your circuit must set the appropriate anode to a high voltage and set the cathodes of the segments that are to be lit to a low voltage.

Since the LED package only has 12 pins, the colon (D5, D6) and decimal point (dp)have been connected together internally<sup>3</sup>. You can force this pin high (1) to turn it off or connect it to one of the signals in your design when troubleshooting.

The following photos and tables show how the LED segments are connected to the CPLD pins on connectors P2 and P4 of the CPLD board:





<sup>2</sup>Diagram from LD5463 datasheet. <sup>3</sup>On my display the decimal points (DP) are not connected.



LED	wire	seg-	CPLD
Pin	colour	ment	pin
1	hlash		20
1	бласк	e	30
2	brown	d	34
3	red	dp	36
4	orange	С	38
5	yellow	g	40
6	green	en[0]	42
7	blue	b	44
8	violet	en[1]	48
9	gray	en[2]	50
10	white	f	52
11	black	а	33
12	brown	en[3]	35

wire	CPLD	arritah
color	pin	switch
blue (7)	99	x[1]
violet (6)	97	x[0]

Note the use of colour coding and that you may have different pushbutton switches in your parts kits. The switch for x[1] is mounted on the left. For reference, the display pinout is:



#### Procedure

Follow the general procedure in the Software Installation and Use document on the course web site to create a project, compile it and configure your CPLD. Connect the CPLD board to the switches and LED. Test your design and fix any errors.

### **Internal Pull-Up Resistors**

When you assign signals to pins you'll also need to configure internal pull-up resistors on the two input pins. Open the Assignment Editor (Assignments > Assignment Editor). Double-click on «new». in the To column and enter the pin name (x[0]). Select Weak Pull-Up Resistor from the drop-down menu in the Assignment Name column. Select On from the drop-down menu in the Value column. Repeat for x[1].

If you used the pin assignments above you should end up with the following:

То	Assignment Name	Value
a 🛓	Location	PIN_33
🗳 b	Location	PIN_44
out c	Location	PIN_38
🗳 d	Location	PIN_34
🍟 dp	Location	PIN_36
e e	Location	PIN_30
en[3]	Location	PIN_35
en[2]	Location	PIN_50
en[1]	Location	PIN_48
en[0]	Location	PIN_42
🗳 f	Location	PIN_52
eut g	Location	PIN_40
in x[1]	Location	PIN_99
in x[0]	Location	PIN_97
in x[0]	Weak Pull-Up Resistor	On
in x[1]	Weak Pull-Up Resistor	On

#### **Hints**

 You can use the Verilog concatenation operator ({,}) in both the left- and right-hand sides of an assignment. For example:

2. To save you time, here are the active-low sevensegment values (**a** to **g**) for digits 0 to 9:

۵	7'h01
1	7'h4f
2	7'h12
3	7'h06
Ч	7'h4c
5	7 ' h24
Б	7'h20
٦	7'h0f
8	7'h00
9	7'h04

- 3. We'll be using the same display in later labs. Leave the LED connected if you have enough space on your breadboard.
- 4. You may want to use ModelSim to check your code for syntax errors it compiles much faster.

# **Submissions**

Submit the following to the appropriate Assignment folder on the course website:

- 1. A PDF document containing:
  - A listing of your Verilog code.
  - A screen capture of your compilation report, for example:

	Flow Summary	
< <filter>&gt;</filter>		
	Flow Status	Successful - Wed Jan 13 21:08:33 2021
	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
	Revision Name	lab1
	Top-level Entity Name	lab1
	Family	MAX II
	Device	EPM240T100C5
	Timing Models	Final
	Total logic elements	4 / 240 ( 2 % )
	Total pins	14 / 80 ( 18 % )
	Total virtual pins	0
	UFM blocks	0/1(0%)

A video showing the pushbuttons and the LED display as you test the four pushbutton states in the order shown above (2'b00 to 2'b11 corresponding to the leftmost to rightmost digit). The LED should, of course, show the last four digits of *your* BCIT ID.