


## Solutions to Practice Quiz 2

### Question 1:

Using the following schematic symbols:




and these declarations:


```
type byte_array is array (natural range <>) of
    std_logic_vector(7 downto 0) ;
signal a, b, c, d, w, clk : std_logic ;
signal x, y, z, y_next, n : unsigned (7 downto 0) ;
signal r, s : unsigned (31 downto 0) ;
signal m : byte_array (0 to 3) ;
signal p : unsigned(1 downto 0) ;
```

convert each of the following VHDL expressions into a schematic:


(a)  $a \leq b \text{ or } c$  ;




(b)  $w \leq a \text{ when } d = '0' \text{ else } 'Z'$  ;




(c)  $z \leq x \text{ when } a = '1' \text{ and } b = '0' \text{ else } x"80"$  ;




(d)  $y \leq x \text{ when rising_edge(clk)}$  ;



(e)  $y_{\text{next}} \leq x"00" \text{ when } a = '0' \text{ else}$   
 $y+1 \text{ when } b = '1' \text{ else}$   
 $y-1 \text{ when } c = '1' \text{ else}$   
 $y$  ;  
 $y \leq y_{\text{next}}$  when rising\_edge(d) ;




(f)  $z \leq \text{unsigned}(m(\text{to_integer}(r(1 \text{ downto } 0)))) + 1$  ;




## Question 2:


Assuming the above signal declarations and schematic symbols, write concurrent VHDL statements that would result in the following schematics:




$c \leftarrow \text{not } (\text{a and b});$




$y_{\text{next}} \leftarrow x \text{ when } c = '1'$   
 $\text{else } y;$




$x \leftarrow r (15 \text{ downto } 8);$   
 $y \leftarrow r (7 \text{ downto } 0);$




$w \leftarrow \text{not } a \text{ when } b = '1'$   
 $\text{else } 'Z';$



$y \leftarrow y_{\text{next}} \text{ when rising-edge (clk);}$



$y_{\text{next}} \leftarrow y_{\text{next}} + 1 \text{ when } b = '1'$   
 $\text{else } z \text{ when } a = '1'$   
 $\text{else } x > y; -- ???$



$s \leftarrow s_{\text{next}} \text{ when rising-edge (clk);}$   
 $s_{\text{next}} \leftarrow s \text{ when } b = '1' \text{ else}$   
 $r \text{ when } a = '1' \text{ else}$   
 $r + y;$