## Solutions to Midterm Exam

## Midterm 1

## Question 1

There were two timing diagrams, one for a J-K flipflop:

and one for an SR flip-flop:

and two truth tables, one for a T flip-flop:

| T | $\overline{\mathrm{CLR}}$ | clk | $Q$ | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x}$ | 0 | $\mathbf{x}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| 0 | 1 | $\uparrow$ | $Q_{0}$ | $\overline{Q_{0}}$ |
| $\mathbf{1}$ | 1 | $\uparrow$ | $\overline{Q_{0}}$ | $Q_{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\uparrow$ | $Q_{0}$ | $\overline{Q_{0}}$ |

and one for a J-K flip-flop:

| J | K | $\overline{\mathrm{CLR}}$ | clk | $Q$ | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{x}$ | $\mathbf{x}$ | 0 | $\uparrow$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | 1 | $\uparrow$ | 0 | 1 |
| $\mathbf{1}$ | $\mathbf{0}$ | 1 | $\uparrow$ | 1 | 0 |
| $\mathbf{1}$ | $\mathbf{1}$ | 1 | $\uparrow$ | $\overline{Q_{0}}$ | $Q_{0}$ |

## Question 2

There were two timing diagrams with different labels. Only one is shown here:


On this device the clock signal is an output from the microcontroller. It is also an input to the flipflops in the peripheral device and in the microcontroller. These flip-flops store the data transmitted over the interface ${ }^{1}$.

The clock out signal is specified as an output so timing specifications between two points on the clock ( $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{G}$ and F above) will be guaranteed specifications.

The data in signal is an input so timing specifications for this signal (D, E) relative to a clock edge will be requirements.

| letter | name | var. | R/G |
| :---: | :--- | :--- | :--- |
| A | period | $T$ | G |
| $\frac{\mathrm{C}}{\mathrm{B}+\mathrm{C}}$ | duty cycle | $t_{\mathrm{DC}}$ | G |
| D | setup time | $t_{\mathrm{SU}}$ | R |
| E | hold time | $t_{\mathrm{H}}$ | R |
| F | rise time | $t_{\mathrm{R}}$ | G |
| G | fall time | $t_{\mathrm{F}}$ | G |

## Question 3

There were two versions of the question with different values. In each case the minimum clock period is $T_{\mathrm{min}}=t_{\mathrm{CO}}+t_{\mathrm{PD}}+t_{\mathrm{SU}}$ and the maximum clock period is $f_{\text {max }}=1 / T_{\text {min }}$.

[^0]- for $t_{\mathrm{CO}}=3 \mathrm{~ns}, t_{\mathrm{SU}}=5 \mathrm{~ns}$ and $t_{\mathrm{PD}}=8 \mathrm{~ns}, T_{\min }=$ $3+8+5=16 \mathrm{~ns}$ and $f_{\text {max }}=1 / 16 \mathrm{GHz}=62.5 \mathrm{MHz}$
- for $t_{\mathrm{CO}}=5 \mathrm{~ns}, t_{\mathrm{SU}}=2 \mathrm{~ns}$ and $t_{\mathrm{PD}}=3 \mathrm{~ns}, T_{\text {min }}=$ $5+3+2=10 \mathrm{~ns}$ and $f_{\max }=1 / 10 \mathrm{GHz}=100 \mathrm{MHz}$


## Question 4

The figure shows a circuit that adds 1 to $Q$ if $Q$ is less than 3 , otherwise the value is unchanged. Thus if the value of $\mathbf{Q}$ is less than 3 it increases by 1 each clock edge until it reaches the value 3 . There were two versions of the question, with initial values of 1 and 0 .

If the initial value is 1 then the next values in the sequence will be $2,3,3$ and 3 . If the initial value is 0 , the subsequent values will be $1,2,3,3$.

## Midterm 2

## Question 1

There were two versions of this question, one turning on the warning after two faults, the other three. The three-fault version simply has one more state and is shown below.
(a) The hint says to use the number of faults since the most recent reset as the state. We'll name them S0, S1, S2 and (optionally) S3.
(b) The state transition diagram simply moves from one state to the next higher count when fault is asserted and to $\mathbf{S 0}$ when reset is asserted:

(c) In this case the output is only high in state S3 so the expression, in VHDL format, for the output sould be: warn <= '1' when state = S3 else '0' ;

## Question 2

There were two versions of this question, differing only in the order.

$\mathrm{a}<=\mathrm{b}$ nand c ;

$y<=x$ when $a=' 1$ ' or $b=' 1$ ' else
x"ff" ;

y_next <= $y+1$ when $a=$ '1' else

$$
y-1 \text { when } b={ }^{\prime} 1 \text { else }
$$

$$
x " 00 \prime \text { when } a=' 1 \text { ' and } b=' 1 \text { ' else }
$$

y ;

$y<=y \_n e x t$ when rising_edge(d) ;

There were two version of this question differing only in the order of the block diagrams. The VHDL for each diagram is shown below:

## -- intermediate variable:

tmp <= z when $a=$ '1' else $y-x$; y_next <= tmp when $y=z$ else $y-1$;

-- the simplest solution is to negate the control
-- input of the highest-priority multiplexer
-- the condition could be:
-- y $/=\mathrm{z}$-- best
-- not $(y=z) \quad--O K$
-- $\quad(y=z)=$ false -- should work
y_next <=

$$
y-1 \text { when } y /=z \text { else }
$$

$$
z \text { when } a=\text { '1' else }
$$

$$
y-x ;
$$

-- an alternate solution is to use logic that
-- ensures the $\mathrm{y}=\mathrm{z}$ condition has priority
y_next <=

$$
\begin{aligned}
& z \quad \text { when } y=z \text { and } a=' 1 ' \text { else } \\
& y-x \text { when } y=z \text { and } a=' 0 \text { ' else } \\
& y-1 ;-- \text { if } y /=z
\end{aligned}
$$


[^0]:    ${ }^{1}$ Since we had not covered this situation before, specification D will also be marked correct if specified as a propagation delay. Specification E cannot be a propagation delay because the change in the output happens before the change in the input.

