

Interfaces

Parallel Interfaces

We've seen how data can be transferred between two flip-flops by connecting the Q output of one to the D input of another and using a common clock:



If these two flip-flops are on different devices we can use a cable to connect the D, Q and clock lines and this allows us to transfer data between devices (e.g. between a computer and a printer):




This type interface is the simplest type of interface between two devices. We can transfer any number of bits on the same clock edge. For example, when transferring data to a printer we might transfer one byte at a time.

Serial Interfaces


We can reduce the width of the data bus between the two devices down to 1 bit. This reduces the number of conductors required in the interface cable.

Words of more than one bit can be transferred over the interface sequentially (serially). The conversion from a word whose w bits are available in parallel to a sequence of bits can be done using a shift register whose flip-flops can be loaded in parallel as shown below:




This circuit (called SIPO for "serial-in, parallelout" in the textbook) loads *w* bits into the flip-flops in parallel when the **load** input is asserted and otherwise shifts one bit per clock cycle to the **serial out** output.

We can draw this more simply as:



where the w-bit register is loaded from the parallel input when **load** is asserted or from the current register value shifted right by one bit. The least-significant bit of the register is the serial output.

At the receiving side of the interface the serial stream of bits needs to be converted back to a word where all the bits are available in parallel after a complete word has been shifted in. We can do this with another shift register:



in this case the serial input bits are shifted into the w-bit shift register through the most-significant bit.

The example below shows how the value **1101** is transferred over the interface. The columns show the values on the **load** signal, the parallel input, the transmitter register, the receiver register, and a **valid** signal that indicates that the value in the receiver register is valid. The lines corresponds to register values between rising edges of the clock. **aaaa** is the previous value transferred over the interface and **bbbb** is the next value to be transferred.

load	parallel	transmit	receive	valid
	in	register	register	
0	1101	000a	aaa-	0
1		1101	aaaa	1
1		0110	1aaa	0
1		0011	01aa	0
0	bbbb	0001	101a	0
1		bbbb	1101	1

The word to be transmitted is placed on the parallel input and \overline{load} is set low. After the next rising clock edge this value has been loaded into the transmit register and the first (least-significant) bit is available on the serial output. On each subsequent rising clock edge the bit on the serial interface is stored in the receiver register and another bit is placed on the serial output. This continues until all the bits are loaded into the receiver register. When the final bit is captured the valid output indicating that the register contents are valid is asserted. This could be used to load the word into another register.

A complete design requires some way to set the **load** signal low when there is a word at the parallel input ready to be transmitted and to generate a **done** status signal when the word has been transmitted so that another word can be sent.


A state machine is also required at the receiver to indicate that *w* bits have been shifted into the receiver register and assert the **valid** output.

These transmitter and receiver state machines must be synchronized. The details will depend on the type of serial interface and the interface to the device. In addition, both interfaces must use the same convention for the order in which the bits are sent and must be designed to transfer the same number of bits per word .


Example: SPI

The Serial Peripheral Interface (SPI) is a common interface between a microcontroller (typically the "master") and a peripheral IC (the "slave"). Applications include LCD controllers and SD cards.

The SPI interface has separate data in and data out lines (labelled MOSI and MISO), a clock signal and a slave-select (SS) signal.



The following timing diagram shows the operation of the bus:



The data transfer begins when the master asserts \overline{SS} . On each subsequent clock edge¹ one bit is transferred in each direction. Typically multiples of 8 bits are transferred. \overline{SS} is de-asserted when the transfer is done.

Asynchronous Interfaces

We can omit the clock from the interface to reduce the number of conductors required. This requires that the clock signal be regenerated at the receiver so that the bits can be sampled and shifted in at the correct time.

The receiver has an internal clock running at approximately the same frequency as the transmitter. But it must "synchronize" its clock with the transmitter clock so the clock edges are aligned. To do this the receiver uses a clock that operates at some multiple of the transmitter's clock and looks for changes in the input signal in-between it's clock edges.

Accurate synchronization thus requires periodic changes in data signal level, even if the data is constant (e.g. all zero). There are various ways of ensuring this:


 sending an pair of bits of opposite level inbetween words (the "stop" and "start" bits used in "RS-232" serial interfaces);

¹SPI interfaces can be configured so that the data and \overline{SS} change on either the rising or falling edge of SCLK.


- encoding each bit as either a pair of 0-1 or 1-0 bits ("Manchester" coding);
- inserting an extra bit when long runs of the same polarity are detected ("bit stuffing").

Bi-Directional Interfaces

We can further reduce the number of conductors required by using the same ones to transmit data in both directions. One way is by using tri-state outputs that are alternately enabled so that only one side of the interface is configured as an output at any time:



Another is by using open-collector outputs so that multiple devices can pull the bus low in a "wired-OR" configuration:



Often, one device is a master and "polls" the slave. After the poll the master turns off its driver and the slave turns on its driver for the duration of the response. However, there are also interfaces (e.g. I²C, see below) where multiple devices can contend to become the bus master using an "arbitration" protocol.

Example: USB

Universal Serial Bus (USB) is a popular peripheral interface that uses an asynchronous bidirectional serial interface. Earlier versions ("USB 2.0") of the interface required only four conductors: two for a differential², bi-directional data signal, one for ground, and one for power (+5 V).

Other Interfaces

Addressable Interfaces

Instead of using \overline{SS} lines to enable specific devices, it's possible to design interfaces where a device can be enabled by sending it's address on the data lines before sending it data. The Inter-IC Communications (I²C) protocol is an example. This bus allows many IC's to be connected using only two signals: SDA (data) and SCL (clock), both of which use opencollector bidirectional buses.

SerDes

A serializer/de-serializer (SerDes) is the name used for serial interfaces that operate at high (GHz) speeds. These are typically used for high-speed peripheral interfaces such as HDMI, PCIe and SATA or for fiberoptic communication links.

Device Descriptors

In addition to being able to transfer data, modern interfaces can often be polled for "descriptors" – blocks of data that help identify and configure them. A common example is the USB interface. Each USB device can be polled for a small amount of data that identifies the device type (e.g. a keyboard), the manufacturer and the model.

²The data is encoded as the difference between the two signals rather than their voltage relative to ground.