



Memory System Design

Exercise 1: Is t_{AW} a requirement or a guaranteed specification for this memory? How about the t_{AA} ?

t_{AW} - requirement (\approx setup time)
 t_{AA} - guaranteed (\approx prop. delay)

1FE00

Exercise 2: How many 4 kx4 memory IC's would be required to build a 16 k x 32 memory? What is the width of the data bus? How many address bus bits would be required? What address values could be placed on the address bus? How many chip-select lines would be required?



data bus is 32 bits
 4 bytes

need 2 bits to select a byte

$$4k = 2^{10} \cdot 2^2 = 2^{12}$$

remember:

$$2^{10} = 1k$$



$$2^{20} = 1M$$

$$2^{30} = 1G$$



16k x 32 bits
 16k x 4 bytes
 = 64 kbytes

$$\log_2(64k) = \log_2(2^6 \cdot 2^{10}) = \underline{\underline{16}}$$

0000 \rightarrow FFFF



Exercise 3: How large are the two lowest memory regions in the memory map above?



$100_0000 - 40_0000$
 $\rightarrow 0x60_0000 = 12 \text{ M Bytes.}$
 $\rightarrow 40_0000$

Figure 6-2. Code Zone Memory Map

Exercise 4: If a CPU has a 32-bit address bus, how many bytes can it address? What range of addresses would correspond to the first 64 k Bytes? If this range of memory was to be implemented with 32-bit words, how many address bits would be required to select a byte within each word? How many bits would be required to select a 32-bit word within the 64 k range? How many bits are not directly connected to the memory ICs? What are they be used for?

$2^{10} = 1k$
 $2^{20} = 1M$
 $2^{30} = 1G$


$N = 32$ $2^{32} = 2^{30+2} = 2^{30} \cdot 2^2 = 4 \text{ GB}$

$0 \rightarrow 64k - 1$

32 bit words \rightarrow 2 bit for byte select



to select one word from 16k
 $\log_2(16k) = 14 \text{ bits}$




$32 \text{ bits} - (14 + 2) = 16 \text{ bits not used.}$

\Rightarrow used to select other memory regions
 word select
 A₀, A₁, byte select.

$64 \text{ k bytes} = 16 \text{ k words} \times 4 \text{ bytes/word.}$

$$\log_2(4k) = \log_2(2^{10} \cdot 2^3) = \log_2(2^{12}) = 12$$




Exercise 5: A 4kx16 memory is to be used in a system with a 20-bit address bus. This memory is to respond to addresses starting at 0xf1000. Draw the memory map. Assuming the address signal is defined as ~~signal A: std_logic_vector(19 downto 0)~~, and the chip-select as ~~signal CS0: std_logic~~, write the Verilog that would implement the chip-select signal CS0. Write the expression for CS1 if there was a second 4k bank immediately above (at a higher address than) the first.


logic [19:0] A;

logic cs0, cs1;

$$4k \times \frac{16}{8} = 8k \text{ bytes.}$$



assign cs0 = A >= 20'hf1000 && A < 20'hf3000;
 assign cs0 = A[19:13] > 7'b1111000 && A[19:13] < 7'b1111001;



assign cs0 = A[19:14] == 6'b111100
 && (A[15:12] == 2'b01
 || A[13:12] == 2'b10);

cs1 = f3000 → f5000
 is the next 8k range after f3000

f3000 → 11110011
f4fff → 11110100

assign CS1 = A[19:15] == 5'b11110
&& (A[15:13] >= 3'b011 &&
A[15:12] <= 3'b100);