

# A Spatial Computing Architecture for Implementing Computation Circuits

### **David Grant**

#### Supervisor: Dr. Guy Lemieux

davidg,lemieux@ece.ubc.ca

MNRC 2008, Oct 15, 2008



- Introduction
- Architecture
- Tools
- Preliminary Results
- Conclusions





- Computational Circuits
  - Software converted to hardware for performance
    - ex. molecular dynamics, rendering, encoding, ...
    - Word-oriented circuits
- Circuits can be very large
  - Synthesis and Simulation have long runtimes
  - Wastes designer productivity
- Research Objective
  - Quickly compile and run computational circuits
  - → Build a spatial computer



- Computational Circuits on FPGAs
  - → FPGAs bring simulation speed to ¼ ASIC
  - Problem 1: Long Synthesis Time
    - Synthesis down to gate level
    - Hinders incremental debugging and development
  - Problem 2: Hard Capacity Limit
    - Software accustomed to "infinite resources" model
      - Run a few more instructions
      - Add a few MB of memory
      - Add a few million gates ???



- Architecture and Tools to implement computational circuits
  - Custom Architecture
  - → Fast Tools
- Architecture+Tools address synthesis time and capacity problems





- Goals
  - → 10x faster than FPGA CAD tools
    - Minutes, not hours, for large design
    - Compile+Place+Route runtime like a software compiler
  - → 10x capacity of an FPGA
    - Gracefully increase capacity at expense of speed
  - → No less than 1/10th the speed of FPGA
    - Slower only at "full capacity"
    - As fast as FPGA at "low capacity"



- Architecture Summary
  - → 2D Array of Processing Elements (PEs)
    - PE is a small, fast sequential computer
    - 3 GHz
  - Mesochronous clock network
    - Known phase mismatch between neighbours is negligible
  - → n cycle fixed schedule
    - One user cycle





#### Architecture

- PE Router
  - → 5 x 5 data crossbar
  - Fixed static schedule
  - Pipelined interconnect
  - → PE accepts 1 write/cycle

1	V	S	Е	W	PE	Raddr	Waddr
	S	PE	-01-	PE		4	
			W				
					Ν		6
1-D-		-01					
				harmon and a second sec			
<u>-</u>							
			-0-				





#### Architecture

• PE Core





- Architecture questions
  - → PE core
    - Node memory sizes?
    - Memory size?
    - Heterogeneous (e.g., some columns have more memory)?
    - ALU width? 2-way static superscalar?
    - PLA size? Use LUTs instead?
  - → PE router
    - Bus widths?
    - Number of routers per PE?



- Fast tools
  - Behavioural compilation and word level synthesis
  - → ~1000 PEs to place and route in this architecture
  - → ~100,000 CLBs to place and route in FPGA
- Tool flow
  - → Parallelize
  - → Combine
  - → Placement
  - Schedule and Route
  - → Code Generation





Tools

#### 12



# **Preliminary Results**



13



## Thanks

- Main Idea
  - Take a computational circuit and compile+run it fast on a spatial architecture
- Custom Architecture
  - Time-multiplexed array-of-processors
  - High bandwidth, low latency communication
- Fast Tools (Future Work)
  - Behavioural compilation
  - → Coarse grained architecture
- Preliminary Results
  - Shows performance vs. capacity tradeoff
- [davidg,lemieux]@ece.ubc.ca