Modular Block-RAM-Based Longest-Prefix Match Ternary **Content-Addressable Memories**

Ameer M.S. Abdelhadi^{*}, Guy G.F. Lemieux⁺, and Lesley Shannon^{*}



* School of Engineering; Simon Fraser University; Canada



Dept. of ECE; The University of British Columbia; Canada





Binary Content-Addressable Memories



Ternary Content-Addressable Memories





CAM Classification & Applications



Motivation - FPGAs



No dedicated CAM resources in FPGAs

Objectives

Use BRAMs to construct

- Modular and flexible
- Storage efficient
- Single-cycle
- Performance oriented

CAMs

Algorithmic Heuristics



Custom-designed CAMs

Modified SRAM cell – Custom-design in transistor level



Renesas TCAM device

- 20Mbit
- 360M
 - Searches/Sec



Performance



Integration overhead

Register-Based CAMs: PE-BCAM

Concurrent register read and compare



Register-Based CAMs: LPM-TCAM

Concurrent register read and compare



Brute-Force Transposed-RAM A Traditional BRAM-based CAM

Key idea: Transposed RAM - data becomes addresses



* Xilinx App Notes

Brute-Force Transposed-RAM A Traditional BRAM-based CAM

- How can we store data to multiple addresses?
 - Specify addresses using one-hot coding
 - Each bit indicates a match or "store at location"
- PROBLEM: Depth of CAM is limited by data width of RAM
 - e.g. to build 1M deep CAM, we need 1M bits wide
 - In FPGAs: 1000 BRAMs x 32bit wide = 32K deep CAM

BRAM-based



Depth of CAM is limited by RAM width

Single-cycle

CAM Cascading

- PROBLEM:
 - Patterns are encoded as RAM addresses
 - ➢ RAM depth is exponential to pattern width

RAM Depth = 2^{Pattern Width}

- Solution: Cascading
 - 1. Divide pattern into smaller slices
 - 2. Search for each slice separately
 - 3. If all slices are found \rightarrow pattern match!
 - ➢ RAM depth is linear to pattern width

RAM Depth =

2^{Slice Width} x (Pattern Width / Slice Width)



Hierarchical Search 2D BCAM: Narrow and Deep BCAM





• Divide address space into sets





- Divide address space into sets
 - RAM: each set in a line



- Divide address space into sets
 - RAM: each set in a line
 - Transposed-RAM: indicates "pattern in set?"



RAM



- Divide address space into sets
 - RAM: each set in a line
 - Transposed-RAM: indicates "pattern in set?"
- Hierarchical Search:
 - 1. Find a set (row) with match using a 1D BCAM



- Divide address space into sets
 - RAM: each set in a line
 - Transposed-RAM: indicates "pattern in set?"
- Hierarchical Search:
 - 1. Find a set (row) with match using a 1D BCAM
 - 2. Search this set (row) in parallel for a specific match



RAM



Hierarchical Search 2D BCAM: Pros and Cons



Indirectly-Indexed HS BCAM: Cascadable Wide and Deep BCAM

PROBLEM: is it possible to regenerate matches for all addresses?

Key observation			addr	ess	е
Transposed RAM is a sparse matrix	<i>n</i> columns (set of addresses) accommodates <i>n</i> matches (1's) at most!	pattern	1M a In d ¹ i 9	t1ch cat	0

Indirectly-Indexed HS BCAM: Cascadable Wide and Deep BCAM

PROBLEM: is it possible to regenerate matches for all addresses?

Key observation			
Transposed RAM is a sparse matrix	<i>n</i> columns (set of addresses) accommodates <i>n</i> matches (1's) at most!		

Key idea: use indirect indices to point to intra-set matches

Cascadable

Scalable (linear growth)

Supports wider patterns



Indirectly-Indexed HS BCAM: Cascadable Wide and Deep BCAM

PROBLEM: is it possible to regenerate matches for all addresses?

Key observation				Se
Transposed RAM is a sparse matrix	<i>n</i> columns (set of addresses) accommodates <i>n</i> matches (1's) at most!	pattern	-In	dic nd

Key idea: use indirect indices to point to intra-set matches

Cascadable

Scalable (linear growth)

Supports wider patterns





• Divide address space into sets



- Divide address space into sets
- Store sets with a match in Indicators-RAM



- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set



- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set
- Hierarchical Search:



- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set
- Hierarchical Search:
 - Find indices of all matching sets in Transposed-RAM



- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set
- Hierarchical Search:
 - Find indices of all matching sets in Transposed-RAM
 - Read Indicators-RAM using indices from Transposed-RAM



Indirectly-Indexed HS TCAMs

• Can Indirectly-Indexed HS be applied to TCAMs?



 Can we still do the same set grouping as in II-HS-BCAM? The answer is YES!

Indirectly-Indexed HS TCAMs



Indirectly-Indexed HS TCAMs

Key Observation:

A set of *n* addresses (columns) has at most *n* different lines (proof in paper)



- Move lines to LUTRAMs and store indices
- Requires *n*×*n* LUTRAMs for each set

Transposed-RAM

Indicators-RA

addresses

Indirectly-Indexed HS TCAMs: Design parameters



Indirectly-Indexed HS TCAMs: Design parameters



Indirectly-Indexed HS TCAMs: Area and Performance



Open Source

	HS BCAM (FPT'14)	IHHS BCAM (FCCM'15)	II-HS TCAM (FPL'18)
Patterns support	Narrow	Wide	Wide
Match encoding	PE	PE	LPM
Storage efficiency	90%	8%	8%
Fmax (Stratix V)	Up to 550MHz	Up to 300MHz	Up to 200MHz
Cycle/Update	2	2	Shallowest RAM Depth
Search/cycle	1	1	1
Search latency	2	~ log ₄ (depth)	~ log ₄ (depth)

Available as open source: https://github.com/AmeerAbdelhadi

- Modular and parametric Verilog files
- Run-in-batch simulation and synthesis manager







Thank You!

Backup Slides

